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Abstract
Data-Over-Cable Service Interface Specification (DOCSIS) is a global standard
for cable communication systems. Before version 3.1, the standard has always spec-
ified single-carrier (SC) quadrature-amplitude modulation (QAM) as the modula-
tion scheme. Given that the multi-carrier orthogonal frequency-division multiplexing
(OFDM) technique has been increasingly popular and adopted in many wired/wireless
communications systems, the newest cable communication standard, DOCSIS 3.1,
also introduces OFDM as a major upgrade to improve transmission efficiency.
In any digital communication systems, timing synchronization is required to deter-
mine and compensate for the timing offset from the transmitter to the receiver. This
task is especially crucial and challenging in an OFDM system due to its very high
sensitivity to synchronization errors. Although there have been many studies on the
topic of OFDM timing synchronization, none of the existing methods are not directly
applicable to DOCSIS 3.1 systems. Therefore, the main objective of this research is to
develop effective and affordable timing synchronization algorithms for the DOCSIS
3.1 upstream signal. Specifically, three timing synchronization algorithms are pro-
posed to comply and take advantage of the structure of the ranging signal (i.e., the
signal used for synchronization purpose) specified in DOCSIS 3.1 standard. The pro-
posed methods are evaluated under a realistic multipath uplink cable channel using
computer simulation. The first algorithm makes use of the repetitive pattern of the
symbol pairs in the ranging signal. The locations of the symbol pairs are determined
by calculating a correlation metric and identifying its maximum value. The second
and third algorithms are developed so that they exploit the mirrored symmetry of the
binary phase-shift keying (BPSK)-modulated time-domain samples, corresponding to
the first non-zero symbol in the ranging signal, and look for the exact location of the
symmetry point. The first algorithm, with very low hardware complexity, provides
reasonable performance under normal traffic and channel conditions. However its
performance under a severe channel condition and heavy traffic is not satisfactory.
The second and third algorithms provide much more accurate timing estimation re-
iii
sults, even under the severe channel condition and heavy traffic flow. Since the second
algorithm requires an enormous increase in hardware complexity, a few options are
proposed to reduce the hardware complexity but it is still much higher than the com-
plexity of the first algorithm. Applying the same complexity reduction techniques it
is demonstrated that the third algorithm has similar hardware complexity to the first
algorithm, while its timing estimation performance remains excellent.
iv
Table of Contents
Permission to Use i
Acknowledgments ii
Abstract iii
Table of Contents v
List of Tables viii
List of Figures ix
List of Abbreviations xii
1 Introduction 2
1.1 Evolution of CATV Industry . . . . . . . . . . . . . . . . . . . . . . . 3
1.2 Basic Signal Processing in Digital Communications . . . . . . . . . . 7
1.3 Scope of the Thesis . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
1.4 Thesis Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2 Background 13
2.1 Single-Carrier QAM Systems . . . . . . . . . . . . . . . . . . . . . . . 13
2.2 OFDM Systems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
2.3 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
3 Basic Principles of Timing Synchronization in OFDM Systems 30
3.1 Frequency, Phase and Timing Offsets in OFDM Systems . . . . . . . 30
3.1.1 Frequency and Phase Offsets . . . . . . . . . . . . . . . . . . . 31
v
3.1.2 Timing Offset . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.2 Review of Timing Synchronization Algorithms . . . . . . . . . . . . . 36
3.2.1 Schmidl and Cox (S&C) Timing Algorithm . . . . . . . . . . . 38
3.2.2 Shi and Serpedin (S&S) Timing Algorithm . . . . . . . . . . . 39
3.2.3 Park and Cheon (P&C) Timing Algorithm . . . . . . . . . . . 41
3.3 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
4 Timing Synchronization Algorithms for DOCSIS 3.1 Upstream Trans-
mission 44
4.1 Ranging Process in DOCSIS 3.1 Upstream Transmission . . . . . . . 44
4.1.1 Ranging Request Signal (RNG-REQ) . . . . . . . . . . . . . . 46
4.1.2 Time Synchronization Procedure for CMTS in Fine Ranging
Process . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
4.2 Timing Synchronization Algorithm I . . . . . . . . . . . . . . . . . . 51
4.2.1 Algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
4.2.2 Computational Complexity . . . . . . . . . . . . . . . . . . . . 57
4.2.3 Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
4.3 Timing Synchronization Algorithm II . . . . . . . . . . . . . . . . . . 63
4.3.1 Algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
4.3.2 Complexity Reduction by Skipping Data Samples . . . . . . . 69
4.3.3 Complexity Reduction by Truncating Data Bits . . . . . . . . 72
4.3.4 Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
4.4 Algorithm III . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
vi
4.4.1 Algorithm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
4.4.2 Complexity Reduction by Skipping Data Sampless . . . . . . . 77
4.4.3 Complexity Reduction by Truncating Data Bits . . . . . . . . 78
4.4.4 Performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
4.5 Summary and Comparison . . . . . . . . . . . . . . . . . . . . . . . . 81
5 Summary and Conclusions 83
References 86
vii
List of Tables
1.1 Different DOCSIS versions. . . . . . . . . . . . . . . . . . . . . . . . . 5
2.1 Micro-reflection bound for upstream dominant single echo. . . . . . . 27
4.1 Number of errors outside the safety region for each peak. . . . . . . . 61
4.2 Means and variances of the timing estimation errors obtained using
different peaks and their average. . . . . . . . . . . . . . . . . . . . . 61
4.3 Key system parameters used in Algorithm I simulations. . . . . . . . 65
4.4 Number of estimation failures over 1000 simulation runs using different
numbers of multipliers and multiplier sizes under different SNR values
for Algorithm II. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
4.5 Number of estimation failures over 1000 simulation runs using different
numbers of multipliers and multiplier sizes under different SNR values
for Algorithm III. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
viii
List of Figures
1.1 A generic structure for a DOCSIS system. . . . . . . . . . . . . . . . 4
1.2 An example of frequency spectrum allocation for upstream and down-
stream signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
1.3 An example of OFDM DOCSIS 3.1 upstream spectrum. . . . . . . . . 7
1.4 A high-level block diagram for a digital communication system. . . . 8
1.5 Signal processing tasks in the demodulator. . . . . . . . . . . . . . . . 10
2.1 Basic block diagram for a QAM transmitter. . . . . . . . . . . . . . . 14
2.2 Constellations of BPSK, QPSK and 16-QAM. . . . . . . . . . . . . . 15
2.3 Basic block diagram for a QAM receiver. . . . . . . . . . . . . . . . . 17
2.4 Frequency responses of raised cosine filters with β=0, 0.5 and 0.75. . 18
2.6 Impulse responses for SRRC and RC filters. . . . . . . . . . . . . . . 20
2.7 Output of the SRRC pulse shaping filter and matched filter when β =
0.5 and BPSK is employed . . . . . . . . . . . . . . . . . . . . . . . . 21
2.8 Spectrum of OFDM signals. . . . . . . . . . . . . . . . . . . . . . . . 22
2.9 OFDM system overview with DFT/IDFT. . . . . . . . . . . . . . . . 24
2.10 Illustration of CP extension. . . . . . . . . . . . . . . . . . . . . . . . 25
2.11 Equivalent discrete-time channel. . . . . . . . . . . . . . . . . . . . . 26
2.12 Channel delay effect. . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.1 Timing offset in an OFDM system. . . . . . . . . . . . . . . . . . . . 34
ix
3.2 Frequency-domain phase shift due to a timing error that does not cause
ISI. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
3.3 Frequency-domain phase shift due to a timing error that causes ISI. . 37
3.4 Sliding-window correlator for Schmidl and Cox timing algorithm. . . 38
3.5 An example of timing metric for Schmidl and Cox timing algorithm. . 40
3.6 Timing metrics for S&C, S&S and P&C timing algorithms. . . . . . . 42
4.1 Ranging steps for DOCSIS 3.1 [1]. . . . . . . . . . . . . . . . . . . . . 45
4.2 Cyclic prefix, roll-off period and windowing of OFDM frames in DOC-
SIS 3.1. [1]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
4.3 Fine ranging signal structure in DOCSIS 3.1. . . . . . . . . . . . . . . 47
4.4 Symbol pair structure for fine ranging. . . . . . . . . . . . . . . . . . 48
4.5 Overall block diagram for time synchronization in the ranging process. 50
4.6 Correlation over the sliding windows for Algorithm I. . . . . . . . . . 51
4.7 Matching points for the first method. . . . . . . . . . . . . . . . . . . 52
4.8 Timing metric plateau window for method I. . . . . . . . . . . . . . . 53
4.9 Multiple peaks in Algorithm I. . . . . . . . . . . . . . . . . . . . . . . 55
4.10 Example of an asymmetrical peak for a timing metric. . . . . . . . . 56
4.11 Block diagram for the first timing synchronization method. . . . . . . 58
4.12 Illustration of the safety window for the simulation scenario. . . . . . 59
4.13 Timing estimation errors of the first four peaks. . . . . . . . . . . . . 60
4.14 Timing error by averaging the timing offset values obtained from the
four peaks. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
x
4.15 Spectrum of the original and filtered signals in the worst case scenario. 63
4.16 Histogram plots of timing estimation errors for Algorithm I under the
severe channel condition. . . . . . . . . . . . . . . . . . . . . . . . . . 64
4.17 Matching points for the second method. . . . . . . . . . . . . . . . . 66
4.18 Comparison of the timing metric for Algorithm I and Algorithm II. . 67
4.19 Block diagram for the matching filter. . . . . . . . . . . . . . . . . . . 68
4.20 Applying matching filter to the timing metric in Algorithm II. . . . . 69
4.21 Block diagram for Algorithm II. . . . . . . . . . . . . . . . . . . . . . 70
4.22 Timing metric and matching filter’s output when skipping different
numbers of data samples in Algorithm II. . . . . . . . . . . . . . . . . 71
4.23 Timing metric comparison for Algorithm II and Algorithm III. . . . . 76
4.24 Applying a matching filter to the timing metric in Algorithm III. . . 77
4.25 Block diagram for Algorithm III. . . . . . . . . . . . . . . . . . . . . 78
4.26 Timing metric and matching filter’s output when skipping different
numbers of data samples in Algorithm III. . . . . . . . . . . . . . . . 79
xi
List of Abbreviations
ASIC Application-Specific Integrated Circuit
AWGN Additive White Gaussian Noise
CFO Carrier Frequency Offset
CIR Channel Impulse Response
CM Cable Modem
CMTS Cable Modem Termination System
CP Cyclic Prefix
CS Cyclic Suffix
DFT Discrect Fourier Transform
DOCSIS Data Over Cable System Interface Specification
FFT Fast Fourier Transform
FPGA Field Programmable Gate Array
IBI Inter-Block Interference
ICI Inter-Carrier Interference
IDFT Inverse Discrect Fourier Transform
IFFT Inverse Fast Fourier Transform
IPv4 Internet Protocol version 4
IPv6 Internet Protocol version 6
ISI Inter-Symbol Interference
xii
OFDM Orthogonal Frequency Division Multiplexing
OFMDA Orthogonal Frequency Division Multiple Access
QAM Quadrature Amplitude Modulation
RP Roll-Off Period
1
1. Introduction
Electronic communication is now an important part of human daily activities and
it has gone through a long history of evolution. As early as in ancient times, people
started to use simple symbols or mural to exchange information. Over thousands of
years, people have been using languages, symbols, letters and many other different
methods to deliver messages. All these communication exchange methods are based
on human vision and hearing. As technology evolves, some of the old communication
styles are preserved and some are no longer used. Some are still among us in another
form such as sign language which is an extension of the old communication methods.
Since the 19th century, with the discovery of electromagnetic waves, the field of
human communication has gone through a dramatic evolution. Information transmis-
sion via electromagnetic waves over metal cables has been realized. People no longer
rely solely on the conventional methods using just hearing and vision for information
delivery. With the use of electromagnetic waves as the means for information transfer,
people can send and receive more information over a long distance in a short period of
time. More and more new technologies were invented such as telegraphy, telephony,
and more recently, cellular wireless communications. Cable television (CATV) is an-
other new technology for information delivery, which has gone through decades of
evolution. The next section gives a brief history of CATV evolution since information
transmission in CATV networks is the main subject of this thesis.
2
1.1 Evolution of CATV Industry
Cable television has been around since late 1940s [2]. For the original cable net-
works, data transmission is unidirectional. The cable center office (head-end) broad-
casts television signals to multiple end users and the end users do not transmit data
back to the head-end. As the cable industry develops and the demand for high speed
services increases, many cable television providers have been providing both cable
TV and Internet services. Meanwhile, more features have been added to cable sys-
tem services such as video-on-demand, video conferencing, etc. Such services are all
interactive and require bidirectional IP (Internet Protocol) traffic transfer between the
head-end and the end users. The design and operation of such modern bidirectional
cable systems are governed by DOCSIS standards.
DOCSIS stands for Data-Over-Cable Service Interface Specification and it is an
international telecommunication standard for cable systems developed by CableLabs.1
The system architecture for a generic DOCSIS network is shown in Figure 1.1. There
are two main components in a DOCSIS system: cable modem (CM) and cable modem
termination system (CMTS). A CM is located at the end user and it is connected to
subscriber premises equipment. A CMTS is located at the cable network head-end
and it is used for distributing data streams to and receiving information from all
CMs that are connected to the network. The CMs connect to the CMTS head-end
operator through a hybrid fiber-coaxial (HFC) network.
All data transfer in DOCSIS cable systems is bi-directional. Upstream refers to
the direction of data transmission from the CMs (end user) to the CMTS (head-end),
whereas downstream refers to the direction of data transmission from the CMTS to
the CMs. In practice, the system needs to support two-way communications simul-
taneously. To accomplish this requirement, the frequency spectrum of the cable is
partitioned into two disjoint (non-overlapped) regions. Each region is dedicated to
either the downstream or upstream transmission (see Figure 1.2). In this way down-
1Cable Television Laboratories, Inc is a not-for-profit R&D consortium that has cable operators
as members to determine the service requirements to be supported by new technologies.
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Figure 1.1: A generic structure for a DOCSIS system.
stream and upstream signals will transmit only on the allocated frequency regions
without interfering each other.
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Figure 1.2: An example of frequency spectrum allocation for upstream and down-
stream signals.
The first DOCSIS version, DOCSIS 1.0, was initially released in 1997 [3]. Over the
years, new versions were released to provide higher data throughput and improved
efficiency. Table 1.1 shows the release date as well as the frequency boundaries for
the upstream and downstream signals for each version. Compared to DOCSIS 1.0,
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DOCSIS Release Downstream Upstream Minimum Number of
Version Date Frequency Frequency Channels that Hardware
Range (MHz) Range (MHz) Must Support
1.0 March 1997 50-860 5-42 1
2.0 December 2001 50-864 5-42 1
3.0 August 2006 50-1002 5-85 or 5-42 4
3.1 October 2013 258-1218 5-204 2
Table 1.1: Different DOCSIS versions.
in DOCSIS 2.0 [4] the upstream throughput was increased by employing more ad-
vanced modulation techniques. Specifically, while DOCSIS 1.0 only supports QPSK
(quadrature phase-shift keying) and 16-QAM (quadrature amplitude modulation) for
the upstream channel, DOCSIS 2.0 can support up to 128-QAM. The ideal down-
stream throughput for DOCSIS 1.0 is 42.88 Mbits/s and the upstream throughput
is 10.24 Mbits/s for a 6 MHz channel. DOCSIS 2.0 maintained the already impres-
sive downstream speed but tripled the upstream speed to 30.72 Mbits/s. This is in
response to the increased demand for more symmetrical communications. After the
introduction of DOCSIS 2.0, the cable networks have undergone a great increase in
size such that the addressing constraint of IPv4 addressing scheme has become a big
issue. Therefore DOCSIS 3.0 [5] added the compatibility with IPv6 standard, which
uses 128 bits for IP addresses as opposed to 32 bits in IPv4. Also, DOCSIS 3.0 has
slightly wider bandwidths for both upstream and downstream signals compared to
the previous versions. While DOCSIS 1.0 & 2.0 can only support one channel per
upstream or downstream, DOCSIS 3.0 is capable of supporting multiple channels per
cable modem. This multi-channel structure significantly increases the throughput of
the system. In particular, the equipment needs to support a minimum of 4 channels
for both upstream and downstream signals and there is no maximum limit on the
number of channels. In DOCSIS 3.0 and earlier versions, SC-QAM (single-carrier
QAM) transmission is used for each channel that occupies a bandwidth of 6.4 MHz
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or 3.2 MHz. Although multiple channels can be supported in DOCSIS 3.0, the avail-
able bandwidth cannot be fully utilized because of the need to have enough frequency
separation between channels to avoid inter-carrier interference (ICI).
In recent years, the demand for a higher transmission speed and a better band-
width efficiency has increased significantly. Operators are faced with the require-
ments to deploy reliable high-speed services to customers. In response to these needs,
CableLabs introduced DOCSIS 3.1, the latest version of the DOCSIS standard, in
October 2013 [1]. Communications in CATV under DOCSIS 3.1 is the focus of this
thesis. The ultimate service goal of DOCSIS 3.1 is to achieve a full spectrum use
and therefore provides a higher system throughput. As mentioned, single-carrier sys-
tems are used prior to DOCSIS 3.1 where only one carrier is used to transmit the
information-bearing signals. To achieve a higher data rate requires a larger trans-
mission bandwidth. As the signal bandwidth increases, it is more likely that the
broadband signals will suffer from the fluctuation of the channel frequency response.
The hardware cost to compensate for this effect with SC-QAM transmission would
also increase significantly. To effectively deal with the effect of channel distortions
experienced in high-speed transmission, orthogonal frequency-division multiplexing
(OFDM) technique is introduced in DOCSIS 3.1. OFDM is a multi-carrier system
that partitions a broadband channel into multiple narrow sub-channels, each assigned
with a unique subcarrier. An example for one DOCSIS 3.1 upstream channel that
occupies a bandwidth of 96 MHz is shown in Figure 1.3, in which the channel spans
from 102 MHz to 198 MHz. There are two modes of operation for a DOCSIS 3.1
OFDM system depending on the size of the fast Fourier transform (FFT) operation:
2048 (2K) and 4096 (4K) modes. Note that in this example, the system operates in
the 4K mode. There is a total of 4096 subcarriers inside the channel and the spacing
between two adjacent carriers is 25 kHz. This spacing between subcarriers is different
but fixed for each mode: it is 25 kHz in the 4K mode and 50 kHz in the 2K mode.
DOCSIS 3.1 also supports high-order modulation schemes of up to 4096 QAM, and
therefore theoretically can provide up to 10 Gbits/s downstream and 1 Gbits/s on the
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upstream. More details on the advantages of OFDM systems over SC-QAM systems
will be covered later in Section 2.2.
5 204102 19825 kHz
4096 subcarriers
MHz
Figure 1.3: An example of OFDM DOCSIS 3.1 upstream spectrum.
1.2 Basic Signal Processing in Digital Communications
Data transfer in a DOCSIS system is by means of digital communications. It is
essential to cover the basic signal processing and operations of a digital communication
system first before presenting in more detail the subject of the thesis. As illustrated
in Figure 1.4, there are three basic blocks in a digital communication system: the
transmitter, the channel, and the receiver.
The transmitter first performs channel encoding on the information sequence.
What channel encoding does is to add some amount of redundancy to the informa-
tion so that the redundancy can be used to increase the reliability of information
recovery at the receiver. The channel-encoded data is converted into a form that is
suitable for transmission through the transmission medium by the process of mod-
ulation. For high-frequency transmission, the modulation process uses the encoded
data to systematically vary the amplitude, phase, frequency, or any combinations
of these parameters of a sinusoidal carrier signal. For example, in AM (Amplitude
Modulation) radio, the information signal is contained in the amplitude envelope of
the sinusoidal carrier. An important aspect of carrier modulation is to translate the
information signal into a frequency band that matches the allocated frequency of
the channel. In this way, the carrier modulation process makes it possible to allow
multiple message signals from different transmitters to be transmitted over the same
7
physical channel.
Transmitter
Information 
sequence
Channel 
encoder Modulator
Channel
Receiver
Channel 
decoder Demodulator
Output 
sequence
Figure 1.4: A high-level block diagram for a digital communication system.
The communication channel is the physical medium that is used to transfer the
signal from the transmitter to the receiver. Common transfer mediums include the
air for wireless communications, twisted-pair wires, coaxed cables and optical fiber,
which are used for telephone and/or TV signals. Specifically, for CATV systems, the
broadband signals are transmitted via a hybrid fibre-coaxial cable network. In most
practical cases of digital communication systems, the channel will introduce multiple
distortions to the transmitted signal. The most common form of signal degradation is
due to additive noise. There are several causes for additive noise, the most prominent
one being the thermal noise generated by the internal electrical components inside
the receiver [6]. Other common additive noise sources include the interference from
adjacent channels, and as in wireless communications, atmospheric noise picked up by
the antenna. Additive noise corrupts the transmitted signal and degrades the signal
integrity by causing uncertainties to the signal.
Many other channel degradations however are system specific. For example, in
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a wireless transmission, the Doppler effect is an important factor since the end user
might be moving and the distance between the transmitter and receiver is changing.
Also there are many objects in the atmosphere that scatter the transmitted signal
before it arrives at the receiver. As a result, the wireless channels exhibit a Rayleigh
fading response.
The above impairments that are present in wireless channels do not apply to CATV
systems since the transmitter and receiver are stationary and signals are transmitted
through cables so there are no obstacles that scatter the signal along the way. Besides
additive noise, some of the major signal distortions brought by the cable channel are
frequency offset, timing delay, phase offset and micro-reflections. Frequency offset
refers to the difference between the carrier frequency of the received signal and the
nominal value of the transmitted carrier frequency. This offset normally originates
from the difference of the transmitter and receiver clock signals for cable systems,
and/or the Doppler effect for wireless transmissions. The carrier phase of the received
signal also differs from the transmitted signal phase due to channel phase response
and also the imperfect synchronization between the transmitter and receiver clocks.
Timing offset is another major issue and it is caused by the unknown transmission
delay introduced by the channel as the signal gets transmitted to the receiver. Micro-
reflection occurs when there is an impedance mismatch along the line and the received
signal will get reflected back and forth with reducing power. More details on channel
impairments encountered in CATV systems will be discussed in Section 3.1.
The receiver is responsible for recovering the transmitted message contained in the
received signal. It consists of two main functions: the demodulator and the channel
decoder. The demodulator is responsible for extracting the channel-encoded signal
from the sinusoidal carrier signal. Then the encoded signal is sent to the channel
decoder to recover the original information signal. As discussed above, the received
signal in a cable system is degraded by a number of impairments by the channel.
These impairments introduce various distortions to the transmitted signals. It is es-
sential to estimate and correct for these impairments in order to ensure reliable data
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recovery and avoid severe system performance degradation. These errors must be cor-
rected mathematically inside the demodulator module prior to the demodulation step
as shown in Figure 1.5. The process to estimate and correct for these errors is called
synchronization. This thesis is particularly concerned with timing synchronization
and the terms timing synchronization and timing recovery are used interchangeably.
The high-level structure of Figure 1.5 is generic and these blocks may be used in
different orders for different applications [7]. As the figure suggests, the error cor-
rection process consists of different synchronization and equalization blocks. Each
block estimates and corrects for a specific error that was introduced by the channel.
The synchronization process plays a very important role in a digital communication
system. The performance and cost of the receiver greatly depends on the design of
these synchronization blocks.
Matched Filter Time 
synchronization
Frequency 
synchronization
Phase 
synchronization
Received 
signal
To channel 
decoder
Demodulator
Channel 
equalizationDemodulation
Figure 1.5: Signal processing tasks in the demodulator.
1.3 Scope of the Thesis
The quality and performance of the timing recovery operation is important as this
is normally the first step in the synchronization process. Various timing synchroniza-
tion techniques have been explored over the past decades [7–12]. The main purpose
of this research is to investigate and analyze possible approaches to carry out timing
synchronization for the latest DOCSIS 3.1 system under the cable channel environ-
ment, especially the upstream transmission which is particularly challenging due to
the fact that it can have multiple simultaneous transmitters.
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As mentioned before, timing error is due to the propagation delay introduced
by the channel and it depends mainly on the distance between the transmitter and
the receiver. Therefore in the upstream signal received at the CMTS side, the time
delay is specific to each CM in the network. The timing recovery algorithm needs
to be able to properly synchronize each specific CM in time. It is required that the
proposed synchronization algorithm be suitable for FPGA (Field Programmable Gate
Array) implementation. Being a re-configurable device, FPGA provides developers an
economical solution in system design since it can potentially be reconfigured to realize
firmware update needed to meet new standards. However, compared to other common
embedded systems such as ASICs, FPGAs are relatively limited in the number of logic
resources, especially the multipliers available. Therefore, it is important to ensure
that the proposed algorithm requires a reasonable number of multipliers to keep the
implementation cost low.
It is pointed out that this thesis is meant to serve as a proof of concept rather than
the full hardware implementation. The approach in the thesis is to use MATLAB
simulation to evaluate the feasibility and performance of the proposed timing recovery
algorithms.
1.4 Thesis Outline
This thesis is organized into five chapters. This first chapter introduces CATV
systems, their history, evolution and the DOCSIS standard that governs their op-
erations. Some fundamental concepts in digital communication are provided. The
chapter also briefly discusses challenges in cable system communications which lead
to the motivation for this research.
The OFDM technique is introduced in Chapter 2. The chapter starts by present-
ing some basic principles of single-carrier QAM systems before extending to multi-
carrier OFDM systems. It is also presented in Chapter 2 that OFDM systems offer
advantages over single QAM systems.
11
The requirements and constraints for the OFDM systems to have advantages over
single-carrier QAM systems are then further discussed in Chapter 3. The major
distortions introduced by the cable channel to the received signal and their effects
on OFDM signal integrity are discussed. Among all the distortions discussed, timing
offset is emphasized which is also the main topic of the thesis. A few classical timing
recovery methods are analyzed and comparison is made regarding their performances.
Chapter 4 first studies the DOCSIS 3.1 specific timing synchronization process,
set-up and specifications. The signal used for timing estimation in DOCSIS 3.1 is
discussed in detail. Then three algorithms are proposed to utilize the DOCSIS 3.1
specific signal structure. Hardware design complexity is also discussed and compared
among the three methods. Several hardware complexity reduction options are given
at the cost of performance loss. Simulations are performed with all the three methods
proposed to measure the performance of timing estimation accuracy under a DOCSIS
3.1 cable system. Comparison of the simulation results and discussions are presented.
Finally, Chapter 5 summarizes the main contributions and concludes the thesis.
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2. Background
As discussed in Chapter 1, DOCSIS 3.1 exploits multi-carrier OFDM in the physi-
cal layer as a new engine to greatly increase the system’s throughput. The timing syn-
chronization process for DOCSIS 3.1 upstream transmission involves many working
principles of an OFDM system as well as cable channel conditions. To help understand
the operations and performance of the timing recovery algorithms proposed in this
thesis, it is necessary to acquire a general understanding of the DOCSIS upstream
signal structure. In this chapter the basic principles of OFDM will be explained.
Since OFDM is an extension of SC-QAM, it is useful to also review the QAM theory
and discuss its drawbacks. There are various impairments in the received upstream
signal introduced by the cable channel that impact the synchronization task. These
channel impairments and their effects on the received signal will also be discussed in
this chapter.
2.1 Single-Carrier QAM Systems
As specified in all versions of DOCSIS standards, data is transferred using QAM.
Prior to DOCSIS 3.1, only one carrier frequency is used to transmit the information
data and this technique is called SC-QAM. QAM utilizes two varying-amplitude si-
nusoidal carrier signals to convey information. The two carrier waves are of the same
frequency Fc but with pi/2 radians phase difference and they are called quadrature
carriers. This phase difference ensures the two carrier signals are orthogonal and
do not interfere with each other. Denote the two carrier signals by cos (2piFct) and
sin (2piFct) and the transmitted symbol by a complex number aI + jaQ. Then the
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transmitted signal will be of the form:
s (t) = aI cos (2piFct) + aQ sin (2piFct) , (2.1)
where aI and aQ are the real and imaginary parts of the complex symbol, respectively.
Since the symbols are represented as complex numbers, they can be viewed as points
on a two-dimensional complex plane. The real and imaginary axes are also called in-
phase and quadrature, respectively. Plotting all possible modulation symbols in a two-
dimensional plane produces the constellation diagram. The points on the constellation
diagram are called constellation points, or symbols.
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Figure 2.1: Basic block diagram for a QAM transmitter.
Figure 2.1 illustrates a basic block diagram of a QAM transmitter. The input
binary sequence comes in at a rate of Rb bits/s and enters the QAM symbol mapper.
In the symbol mapper, the binary data is grouped and mapped into QAM symbols in a
manner that is known to both the transmitter and the receiver. The specific mapping
rule maps every group of λ bits into one QAM symbol. Since there are 2λ different
patterns for λ bits, the number of all possible QAM symbols is M = 2λ. Each QAM
symbol is represented by a 2-tuple, the in-phase component aI [k] and quadrature
component aQ [k], where k denotes the symbol index in time. This encoding rule
is specific to each standard. An example of constellation diagrams for λ = 1, 2, 4 is
shown in Figure 2.2. Note that the mapping rules for λ = 1 and λ = 2 are the same as
phase-shift keying (PSK). Unlike amplitude modulation, phase-shift keying symbols
have a constant amplitude and the symbols are modulated by changing the phase of
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the sinusoidal carrier signal. As the figure shows, the constellations points for λ = 1
and λ = 2 are on the same unit circle and only differ in phase. These constellations
are normally referred to as BPSK (binary phase shift keying) and QPSK (quadrature
phase shift keying), respectively. The QAM symbols are obtained as the output of
the symbol mapper in the form of in-phase and quadrature components, aI [k] and
aQ [k]. Each symbol has a period of Tsym = λTb where Tb = 1/Rb is the bit duration.
Therefore the symbol rate is Rsym = Rb/λ.
1 0
[ ]Ia k
[ ]Qa k
(a) BPSK (λ = 1).
10 00
11 01
[ ]Ia k
[ ]Qa k
(b) QPSK (λ = 2).
00000010
][kaI
][kaQ
00010011
01100100
01110101
01010111
01000110
11111101
11101100
(c) 16-QAM (λ = 4)
Figure 2.2: Constellations of BPSK, QPSK and 16-QAM.
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Since frequency spectrum is a limited and valuable resource in communication
systems, it is important to make an efficient use of the available spectrum. A low-pass
filter is required in order to limit the effective bandwidth occupied by the signal and
prevent possible interference to other channels. First aI [k] and aQ [k] are upsampled
by inserting L−1 zeros between every pair of samples. This operation is usually called
upsampling by a factor of L. Typical values of L are 4, 6, 8. Then the upsampled
signals a
(u)
I [n] and a
(u)
Q [n] are passed through the low-pass filters to obtain the in-
phase and quadrature signals, xI [n] and xQ [n]. The specific low-pass filter for SC-
QAM signals is also called a pulse shaping filter. A commonly-used pulse shaping
filter is a square root raised cosine filter (SRRC). Denote the impulse response of a
SRRC by hps [n]. Then the outputs of the filters are given as
xI [n] =
∞∑
m=−∞
a
(u)
I [m]hps [n−m] (2.2a)
xQ [n] =
∞∑
m=−∞
a
(u)
Q [m]hps [n−m] (2.2b)
Each of the two elements xI [n] or xQ [n] is amplitude modulated with one of the
digital quadrature carriers with a carrier frequency fc. The digital frequency fc has
unit cycles/sample. It can be converted from the analog carrier frequency Fc which
has unit cycles/s (or Hz) by the relationship fc = Fc/FS where FS is the sampling
frequency. Then the sum of the two modulated signals, s [n], is converted to an analog
signal s (t) by the digital-to-analog converter of sampling time TS = 1/FS = Tsym/L,
where Tsym is the symbol time before upsampling. The sum of the two modulated
signals at the input of the digital-to-analog converter can be written as:
s [n] = xI [n] cos (2pifcn) + xQ [n] sin (2pifcn) (2.3)
The most common digital-to-analog converter first outputs a piecewise-constant
waveform where the previous voltage level is held at the output for the clock cycle
until the next input number is latched. This piecewise-constant reconstruction causes
multiple harmonics above the Nyquist frequency. A low pass reconstruction filter is
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often used inside the digital-to-analog converter to remove these harmonics in order
to meet the Nyquist criterion. In essence, the reconstruction filter will smooth out
the step response into a continuous waveform s (t).
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Figure 2.3: Basic block diagram for a QAM receiver.
At the other end of the communication channel, the binary information data is
recovered with a QAM receiver. The structure for the QAM receiver is shown in
Figure 2.3. Denote the received analog signal by r(t). The signal r(t) is first sampled
into a digital signal. The digital signal r [n] is then downcovnerted to baseband by
multiplying with the two quadrature carriers of frequency fc. The product signals then
go through matched filters which are normally another SRRC filter that is identical
to the pulse shaping filter used in the modulator. The main purpose of applying
this filter is to maximize the signal-to-noise ratio at the correct sample point [13].
The filter also removes the high frequency components that are generated due to
multiplication with sinusoids. The matched filter when combined with the pulse
shaping filter results in a frequency response of a raised cosine function as given
in Equation (2.4). In this equation, ω is the frequency in radians/sample, L is the
upsampling factor. The parameter β is called the roll-off factor of the filter, which
takes a value between 0 and 1, and it specifies the width of the transition band. As
the equation indicates, the transition bandwidth of the filter is 2piβ
L
and a larger β
value will result in a wider transition band. This is illustrated in Figure 2.4 in which
three frequency responses are shown with L = 4 and β = 0, 0.5 and 0.75, respectively.
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The corresponding SRRC filters then have a frequency response which is the square
root of the raised cosine spectrum.
H
(
ejω
)
=

1, |ω| ≤ pi(1−β)
L
1
2
[
1 + cos
(
pi
2β
(
|ω|L
pi
− 1 + β
))]
, pi(1−β)
L
< |ω| ≤ pi(1+β)
L
0, otherwise
(2.4)
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Figure 2.4: Frequency responses of raised cosine filters with β=0, 0.5 and 0.75.
Since the low pass filters introduce a propagation delay to the signal, each infor-
mation symbol will have a longer time duration at the filter output. This will likely
cause the symbols to interfere with each other and this type of interference is called
inter-symbol interference (ISI). ISI is an unwanted phenomenon since the smearing
of the previous symbol acts like noise on the current symbol and makes the data
recovery less reliable. Fortunately, a perfect raised cosine filter will eliminate this ISI
since it meets the Nyquist filter criterion. A Nyquist filter has its impulse response
to null at multiple symbol periods nTsym, except n = 0. Figure 2.6 shows an example
of the impulse responses for a square-root raised-cosine filter and its corresponding
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raised-cosine filter with different roll-off values β. Note that as the β value decreases
the impulse response approaches zero more slowly at both ends. Therefore to achieve
narrower bandwidth (smaller β value), more filter coefficients are required in imple-
menting a practical finite impulse response (FIR) filter, which increases the hardware
cost. It is clear from the figure that if the receiver samples the input signal properly,
then the sample contains contribution from only one symbol at a time. Thus the
Nyquist criterion is met and no ISI occurs.
To illustrate the operations of the pulse shaping and matched filters, different
signals are plotted in Figure 2.7 for SRRC filters with β = 0.5 and when BPSK
is employed. First, a
(u)
I [n] is obtained by upsampling the input sequence aI [k] by
L = 4. The upsampled data gets passed into the SRRC pulse shaping filter whose
output is plotted in the middle panel. The bottom panel illustrates how the signal is
reconstructed with a matched filter at the receiver side.
The output of the matched filter is downsampled by L to keep the samples only at
k = Ln to obtain the in-phase and quadrature elements yI [k] and yQ [k]. These are
components of the complex signal yI [k]+jyQ [k] and they are fed into a QAM demap-
per as decision variables. The transmitted symbols are recovered and demapped into
the original binary data.
There is one major disadvantage of SC-QAM. As the data rate gets higher, the
duration of one information symbol becomes smaller and the occupied bandwidth
increases. As the symbol duration decreases, the delay in the micro-reflection be-
comes more prominent since the ratio between the micro-reflection delay and symbol
period increases. Therefore micro-reflection causes more distortions to the signal
and damages the signal integrity. In addition, other impairments introduced by the
cable channel also have huge impacts on the transmitted signal such as impulsive
noise. This complicates the process for channel equalization at the receiver. As the
bandwidth increases, more complicated and expensive algorithms are required to re-
alize channel equalization. The necessity for building complicated equalization in a
high-speed SC-QAM receiver can be avoided by extending the concept of SC-QAM
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Figure 2.6: Impulse responses for SRRC and RC filters.
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to frequency division multiplexing (FDM) which uses multiple sub-carriers within a
single frequency band. As the entire occupied bandwidth is divided into multiple nar-
rower subchannels, each subchannel is smaller and much easier to equalize. OFDM
is one specific application of FDM.
2.2 OFDM Systems
To use the available frequency resource more efficiently, OFDM is adopted in
DOCSIS 3.1 standard. In OFDM, the available spectrum is divided into N inde-
pendent orthogonal subcarriers, each modulated with an individual symbol stream
as illustrated in Figure 2.8. The following description of the OFDM transmitter and
receiver follows closely references [14,15].
BW=BN
0f 1f 2f 1Nf − Frequency
1/ Nf T∆ =
Figure 2.8: Spectrum of OFDM signals.
An OFDM transmitter can be viewed as a combination of N separate QAM trans-
mitters. The information sequence is first sorted into N groups through a serial-to-
parallel converter. Each binary data group is passed into a separate QAM transmitter.
For the nth QAM transmitter, the symbols are modulated with a sinusoidal carrier
of frequency fn in the same way as discussed in Section 2.1. Then the outputs of all
N QAM modulators are summed and transmitted as s (t). In this way, a high-rate
data stream is divided into many low-rate parallel streams. Let λn represent the
number of bits that the nth subchannel carries in each symbol duration. Then the
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total number of bits the system is able to transmit in every duration of TN = NTsym
is λ =
∑N−1
n=0 λn, where Tsym is the original symbol time of the system (i.e., the inverse
of the symbol rate, Rsym.
To obtain the subcarrier orthogonality, the minimum spacing between two adja-
cent subchannels needs to be ∆f = 1
TN
, where TN = NTsym is the OFDM symbol
duration. By such a choice of carrier spacing the spectrum of each subcarrier will
have a null at the center frequency of other subcarriers so that there is no inter-carrier
interference (ICI). Normally, with a wide-band channel, the frequency response H(f)
is not flat and it is called frequency selective. The quantity BC , called coherence band-
width, is used to measure the frequency selectivity of a channel. It is the frequency
range over which the frequency response of a channel is approximately constant. The
bandwidth of each QAM subchannel, BN , is chosen so that BN < BC . This will
make sure that the frequency response is relatively constant over each subchannel’s
frequency range. Therefore channel equalization can be achieved by a simple division
for each subcarrier. Compared with SC-QAM, OFDM channel equalization is much
less complicated and hence cheaper.
However, the implementation as separate QAM modulators would require a large
array of sinusoidal oscillators and is too expensive and complex for practical ap-
plications. An implementation with discrete Fourier transform (DFT) and inverse
DFT (IDFT) was introduced as an effective solution to overcome the need for mul-
tiple oscillators. DFT/IDFT-based OFDM system requires only one oscillator at the
transmitter and one at the receiver, which significantly lowers the system complexity.
The operations for DFT/IDFT-based OFDM transmitter and receiver are shown
in Figure 2.9. The binary sequence is grouped and mapped into N QAM symbols the
same way as discussed before. The outputs of the N QAM mappers form a complex
symbol array X [0] , X [1] , . . . , X [N − 1]. These QAM symbols are treated as if they
are in the frequency domain and they are used as the input of the IDFT block to
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Figure 2.9: OFDM system overview with DFT/IDFT.
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convert the signal into the time domain as in Equation (2.5).
x [n] =
1
N
N−1∑
k=0
X [k] ej
2pink
N , 0 ≤ n ≤ N − 1. (2.5)
As can be seen from the above equation, the IDFT takes N symbols at a time,
each corresponding to a symbol period of Tsym. The output of IDFT is the summation
of all N orthogonal sinusoids from all subcarriers. These sinusoids have different
frequencies starting from baseband and their amplitudes and phases are determined
by the whole symbol array. This method provides an easier way to modulate symbols
on a large number of subcarriers. As pointed out before, the length of one OFDM
block is TN = NTsym.
Next a cyclic prefix (CP) of length NCP is added by replicating the last NCP sam-
ples and prepending to the beginning of the sequence as shown in Figure 2.10. This
step is critical since CP acts as a guard interval to eliminate ISI. A communication
channel would normally introduce a delay to the transmitted signal. This delay is
often measured by the length of the channel impulse response, LCIR. If the guard in-
terval NCP is greater than the maximum delay of the channel, then the received cyclic
prefix would contain all the interference from the previous OFDM symbol. Since this
portion of data is redundant and can be discarded at the receiver with no information
loss, ISI is eliminated between data blocks. The CP also provides the cyclic structure
to the symbols and still maintains the orthogonality of the waveforms.
x[N-NCP] x[N-1] x[1] x[N-NCP] x[N-1]x[0]
Append the last NCP samples to 
the front 
Figure 2.10: Illustration of CP extension.
The complete time-domain samples after the CP extension, denoted as {x˜ [n]},
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then has the following structure:
{x˜ [n]} = {x˜ [−NCP] , . . . , x˜ [−1] , x˜ [0] , . . . , x˜ [N − 1]}
= {x [N −NCP] , . . . , x [N − 1] , x [0] , . . . , x [N − 1]}
(2.6)
The time samples are grouped into inphase and quadrature components, x˜I [n] and
x˜Q [n], through a parallel-to-serial converter. The inphase and quadrature components
are then passed through a digital-to-analog converter to obtain the complex baseband
OFDM signal x˜ (t) = x˜I (t) + jx˜Q (t). The quadrature components are upconverted
to frequency Fc by the multiplying with two sinusoids that are out of phase by 90
degrees. The transmitted signal s (t) is filtered by the channel impulse response h (t)
and gets disturbed by additive white Gaussian noise, w(t). The received signal r(t)
at the receiver side can be represented as:
r (t) = s (t) ∗ h (t) + w (t) (2.7)
At the receiver side, the signal is downconverted to baseband to obtain the in-phase
and quadrature components of the received signal. This is achieved by multiplying
the input signal r (t) by the quadrature carrier signals and passing through lowpass
filters to remove the high frequency images caused by the multiplication. The outputs
of the lowpass filters are sampled at t = nTS to obtain the discrete time signal
y [n] ,−NCP ≤ n ≤ N − 1. The relationship between the received samples y [n] and
the transmitted samples x˜ [n] can be characterized by an equivalent discrete-time
channel of length LCIR as shown in Figure 2.11.
Equivalent 
discrete-time 
channel
{ } CIRLnnh 0][ =
%[ ]x n [ ]y n
Figure 2.11: Equivalent discrete-time channel.
The multipath effect is the most prominent signal distortion that a cable channel
introduces to the transmitted signal. It is caused by the connections that are not per-
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fectly impedance matched along the transmission line. When there is an impedance
mismatch through a connector, the transmitted signal will get reflected back and
forth with reduced power after each reflection. Due to this, the CMTS will receive
not just one single copy of the transmitted signal but also multiple delayed copies of
the transmitted signal with different attenuations and phase shifts. The effect of a
micro-reflection can be modeled as passing the transmitted signal through a linear
filter h [n]. The filter coefficients are based on DOCSIS 3.1 which specifies the possible
echo magnitudes and delays in the system. The micro-reflection specification for the
upstream dominant single echo [1] is listed in Table 2.1:
−16 dBc for echo delay ≤ 0.5 µ second
−22 dBc for echo delay ≤ 1.0 µ second
−29 dBc for echo delay ≤ 1.5 µ second
−35 dBc for echo delay > 2.0 µ second
−42 dBc for echo delay > 3.0 µ second
−51 dBc for echo delay > 4.5 µ second
Table 2.1: Micro-reflection bound for upstream dominant single echo.
The micro-reflections in the time domain translate to magnitude ripples in the
frequency domain. For broadband SC-QAM transmission, this requires more compli-
cated channel equalization. However, for the DOCSIS 3.1 OFDM system the subchan-
nel bandwidth BN is chosen to be smaller than the coherence bandwidth BC which
makes the frequency responses of all subchannels constant (i.e. flat). Meanwhile,
due to the cyclic structure and the way CP is formed, the OFDM block now appears
periodic when convolved with the channel. That is x˜ [n−m] = x [(n−m) mod N ].
The linear convolution is then converted into a circular convolution as shown in Equa-
tion (2.8) for data samples that are not corrupted by ISI, where h [n] represents the
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channel impulse response of a multipath channel.
y [n] = x˜ [n] ∗ h [n] =
LCIR∑
m=0
h [m] x˜ [n−m]
=
LCIR∑
m=0
h [m]x [(n−m) mod N ] = x [n]⊗ h [n] , 0 ≤ n ≤ N − 1
(2.8)
The length of y [n] is N +NCP +LCIR − 1 and the last LCIR samples act as inter-
ference to the next OFDM symbol as shown in Figure 2.12. Due to the redundancy
of the added cyclic prefix, the first NCP samples are not needed and can be discarded.
The remaining N samples are converted back to the frequency domain through the
DFT operation as in Equation (2.9).
CP CP
h[n]
CP CP
NCP
LCIR LCIR
N
NCP N
Figure 2.12: Channel delay effect.
Y [k] =
N−1∑
n=0
y [n] e−j
2pink
N =
N−1∑
n=0
(x [n]⊗ h [n] e−j 2pinkN ), 0 ≤ k ≤ N − 1,
=
N−1∑
n=0
LCIR∑
m=0
h [m]x [(n−m) mod N ] e−j 2pinkN
=
LCIR∑
m=0
(
N−1∑
n=0
x [(n−m) mod N ] e−j 2pinkN
)
h [m]
=
LCIR∑
m=0
(
N−1∑
n=0
x [(n−m) mod N ] e−j 2pi(n−m)kN
)
h [m] e−j
2pimk
N
= X [k]
LCIR∑
m=0
h [m] e−j
2pimk
N = X [k]H [k]
(2.9)
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As shown above, the DFT for the circular convolution of x [n] and h [n] returns
element-wise multiplication between X [k] and H [k], where H [k] is the DFT of h [n],
i.e., the channel frequency response. Since each element of X [k] and Y [k] correspond
to one subcarrier, it can be seen that each subcarrier QAM symbol is multiplied with
one complex channel frequency response element, namely H [k]. Therefore the effect
of the channel can be compensated by a simple division in the frequency domain at
the receiver side, namely X [k] = Y [k] /H [k]. Therefore channel equalization can be
implemented using one-tap equalization. Once the transmitted symbols are obtained,
the original transmitted data sequence can be recovered by demodulation.
2.3 Summary
In this chapter, some background knowledge on OFDM systems was presented.
First, the basic operations of the single-carrier QAM system was reviewed. Then, the
concept of multi-carrier QAM system in the form of OFDM is introduced. Compared
to a single-carrier QAM system, the OFDM system benefits from requiring only
one-tap channel equalization when used to provide high transmission rates. This is
possible by an elegant use of the cyclic prefix. It should be pointed out, however,
that the relationship in Equation (2.9) is only valid under the assumption of perfect
timing, frequency and phase synchronization. Since timing, frequency and phase
offsets destroy this relationship, synchronization is a critical step in the applications
and implementation of a practical OFDM system. The following chapter discusses
in detail the effects of these offsets and presents some basic timing synchronization
principles.
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3. Basic Principles of Timing Synchronization in
OFDM Systems
A multipath channel introduces various signal distortions to an OFDM system
such as frequency, phase and timing offsets, which need to be properly compensated
in the synchronization process. In general, OFDM systems are much more sensitive
to synchronization errors than single-carrier systems [16] since these offsets may de-
stroy the orthogonality between the subcarriers. This makes timing and frequency
synchronizations critical parts in OFDM receiver design. The main subject of this
thesis is timing synchronization in DOCSIS 3.1 upstream transmission.
There are two main objectives for the timing synchronization process. First, it
must be able to detect the presence of a new frame in the received data stream.
Second, it needs to provide an estimation on the timing offset value to locate the
correct position for the FFT window at the receiver side. Given the popularity of
OFDM technology, there has been a lot of research done on the topic of OFDM timing
synchronization in the past decades. This chapter first provides detailed analysis on
the frequency and timing offsets, their causes and effects in OFDM systems. Then it
gives an overview of the most common timing synchronization methods developed in
the past for OFDM systems.
3.1 Frequency, Phase and Timing Offsets in OFDM Systems
To understand the timing synchronization process, it is essential to first get some
insight on the timing offset itself and other closely related impairments. In most
digital communications systems, timing synchronization is the first step in the syn-
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chronization process. Therefore the timing synchronization must work with frequency
and phase offsets present in the received signal. Thus it is helpful to obtain a general
knowledge on these offsets first. Then in the second subsection, cause and effect of
timing offset will be discussed in detail.
3.1.1 Frequency and Phase Offsets
Frequency and phase offsets are often due to the mismatch between the oscillators
of the transmitter and receiver, which are used for upconversion and downconversion.
Since the oscillators of the receiver and transmitter each work on its own and are not
synchronized externally, there are likely to be mismatches in the frequency and phase
of the sinusoidal carrier signals. Denote the argument of the transmitter oscillator
sinusoid as 2piFct and the receiver oscillator sinusoid as 2pi (Fc + ∆F ) t + Φ0, where
∆F is the frequency offset and Φ0 is the phase offset. The effect of frequency and
phase offsets results in rotation of the constellation points. The phase offset causes a
fixed rotation of Φ0 radians for all symbols, whereas the frequency offset causes the
constellation points to rotate at a rate of 2pi∆F radians per second.
For a QAM system, the rotations of the constellation points caused by frequency
and phase offsets complicate the task of symbol demapper at the receiver side. The
modulation scheme depends on the position of the constellation points to acquire
information on the signal. Furthermore, as a multi-carrier transmission technique,
OFDM is more susceptible to the carrier frequency offset (CFO) and phase offset
than single carrier systems [16]. As all subcarriers are closely spaced in frequency,
it is important to maintain the orthogonality between carriers to avoid interference
with each other.
With frequency and phase offsets, the received signal at the outputs of the A/D
blocks in Figure 2.9 can be represented as yoffset [n] = y [n] e
j2pi(∆fn+φ0) where y [n] =
yI [n] + jyQ [n], ∆f = ∆F/Fs and φ0 = Φ0/Fs. To illustrate the effect of ∆f and
φ0, the operation of the DFT block as shown in Equation( 2.8) can be simplified by
assuming y [n] to be an unit-amplitude complex sinusoid signal with frequency k1/N .
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Therefore, y [n] = e
j2pik1n
N where k1 ∈ 0, 1, . . . , N − 1 and it can be considered as a
QAM symbol of 1 modulated with a single subcarrier of frequency k1/N . Ideally,
with no frequency or phase offset the DFT output would be:
Y [k] =
N−1∑
n=0
e
j2pin(k1−k)
N =

∑N−1
n=0 1 = N, if k = k1
0, otherwise
(3.1)
It can be seen that when k1 6= k, the time-domain received signal has zero con-
tribution to other subcarrier frequencies. However with frequency and phase offsets,
the received signal becomes: yoffset [n] = y [n] e
j2pi(∆fn+φ0) = ej2pi(n(K1/N+∆f)+φ0) and
the DFT equation is:
Y [k] =
N−1∑
n=0
ej2pi(n(k1/N+∆f)+φ0)e
−j2pikn
N
= ej2piφ0
N−1∑
n=0
ej2pin((k1−k)/N+∆f)
=
e
j2piφ0
∑N−1
n=0 e
j2pin∆f = ej2piφ0 1−e
j2pi∆f(N−1)
1−ej2pin∆f , if k = k1
ej2piφ0 1−e
j2pi((k1−k)/N+∆f)(N−1)
1−ej2pi((k1−k)/N+∆f) , otherwise
(3.2)
The above expression shows that with frequency offset, the DFT output of yoffset [n]
has non-zero components for other subcarrier frequencies as well. This introduces
inter-carrier interference (ICI) and the signal transmitted in one subcarrier will be
interfered by the signals transmitted on adjacent subcarriers. Therefore the receiver
must be able to estimate and compensate for frequency and phase offsets accurately
to be able to make proper decisions.
3.1.2 Timing Offset
Once the signal is downconverted to baseband and filtered at the receiver side,
the signal needs to be sampled properly to recover the transmitted symbols. Ideally
the correct sampling time is at t = nTsym. However due to the unknown propagation
delay of τ and the unsynchronized oscillators at the transmitter and receiver, there
is a timing error or offset by θ. This timing offset θ is obtained by normalizing
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the time delay τ to the system clock period TS. It has no unit and it is equal to the
number of delayed samples between the transmitted signal s [n] and the received signal
s [n− θ]. As described in Chpater 2, IDFT and DFT functions are required in an
OFDM system to implement the modulation and demodulation processes. In DOCSIS
OFDM systems, the number of subcarriers is always an exponent of 2, therefore the
IDFT/DFT process can be accomplished by IFFT/FFT process. From here on in this
paper, IFFT/FFT will be used to represent IDFT/FFT process. The correct samples
of the transmitted signal are needed in order to perform the IFFT/FFT operations.
A timing offset of θ changes the location of the starting point of each OFDM symbol
and therefore the FFT window position. It is more difficult to locate the starting
position of the FFT window with timing offset. ISI will occur if there are samples
from more than one symbol inside the FFT window.
Denote the sample indexes of a perfectly synchronized OFDM symbol by
{−NCP, . . . ,−1, 0, 1, . . . , N − 1} and the maximum channel delay spread by LCIR.
As shown in Figure 3.1, the beginning of the FFT window at the receiver side con-
tains a few samples from the previous block due to the timing offset θ1 (see the middle
panel). Such ISI will likely result in errors in the process of symbol recovery. It is
therefore necessary to design an effective timing synchronization circuitry to estimate
the timing offset value. The estimated value is then fed into an interpolation filter
which processes the incoming samples and return the correctly sampled values. In
this thesis, estimation of the integer portion of θ is considered. Although θ can con-
tain a fractional portion, its effect is treated as a phase shift and compensated in the
channel equalization stage.
For a well designed system with CP length NCP greater than the channel impulse
response length LCIR, there is a safety window inside the CP region where the samples
are not affected by the tail of the previous symbol as shown in Figure 3.1 (see top
panel). As long as the timing offset is within this safety region, i.e., −NCP+LCIR−1 ≤
θ ≤ 0, all the data samples in the FFT window still belong to the same OFDM symbol.
This is illustrated in the bottom panel of Figure 3.1 where the timing offset θ2 is within
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Figure 3.1: Timing offset in an OFDM system.
the safety window. Due to the cyclic structure, this type of timing estimation error
results in a linear phase shift across all subcarriers. However, if the timing error is
beyond this safety region, the FFT window contains interferences from other symbols
and it increases the probability of symbol recovery error.
As discussed above, if the timing offset θ ∈ {−NCP +LCIR−1, . . . , 0} the orthogo-
nality among the subcarriers is not destroyed and no ISI is introduced. A timing offset
θ in the time domain causes a phase shift of 2pikθ/N in the frequency domain where
k is the subcarrier index [18]. The timing offset θ introduces a phase rotation in every
subcarrier symbol. This can be shown by taking the FFT of the time-domain received
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samples {yθ [n]}N−1n=0 = {y [n− θ]}N−1n=0 = {{y [n+N − θ]}n=θ−1n=0 , {y [n− θ]}n=N−1n=θ }
Yθ [k] =
1
N
N−1∑
n=0
yθ [n] e
− j2pink
N
=
1
N
(
θ−1∑
n=0
y [n+N − θ] e− j2pinkN +
N−1∑
n=θ
y [n− θ] e− j2pinkN
)
=
1
N
(
θ−1∑
n=0
y [n+N − θ] e− j2pi(n+N−θ)kN e j2pi(N−θ)kN +
N−1∑
n=θ
y [n− θ] e− j2pi(n−θ)kN e− j2pi(θ)kN
)
=
e−
j2piθk
N
N
(
N−1∑
p=N−θ
y [p] e−
j2pipk
N +
N−θ−1∑
q=0
y [q] e−
j2piqk
N
)
= e−
j2piθk
N
N−1∑
n=0
y [n] e−
j2pink
N = e−
j2piθk
N Y [n]
(3.3)
The effect of such a rotation is illustrated in Figure 3.2 for QPSK constellation. For
illustration purpose, only the first four subcarriers’ transmitted and received symbols
are shown in the figure. It is intentionally assumed that the positions of the four
symbols for subcarriers 0 to 3 are next to each other in a counter-clockwise fashion.
This gives a visual demonstration to show that the phase shift is proportional to the
subcarrier index k. In the simulation, 2048 subcarriers are used to perform FFT and
the cyclic prefix value is 32, channel impulse response has an order of 5. The safety
window thus is {−27, . . . , 0} and the timing offset is chosen to be 15 so that it lies
into the safety window.
However if the time offset is outside the safety range, the orthogonality among
the subcarriers will be destroyed, resulting in inter-symbol interference (ISI) and
additional inter-carrier interference (ICI). Figure 3.3 illustrates the transmitted and
received symbols for a channel with a timing offset that causes ISI. In such a case,
there is no clear relationship between the transmitted and received symbols anymore.
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Figure 3.2: Frequency-domain phase shift due to a timing error that does not cause
ISI.
3.2 Review of Timing Synchronization Algorithms
The OFDM synchronization techniques can be divided into data-aided and non-
data-aided categories. In OFDM systems, the transmission is typically organized in
frames. A transmission frame consists of multiple OFDM symbols/blocks. The data-
aided techniques often use a training sequence or pilot symbols to help with timing
estimation. In such data-aided transmission frames, the pilot/preamble symbols are
appended in the front of the data symbols. The cyclic extension process provides
a good autocorrelation property to the signal since the first NCP samples are the
same as the final NCP samples at the end. The non-data aided techniques often use
the cyclic prefix correlation such as in [19] [20] [11]. Data-aided methods have high
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Figure 3.3: Frequency-domain phase shift due to a timing error that causes ISI.
accuracy and low computation cost, but reduce the data transmission rate due to the
overhead of sending training sequence [7–10, 12, 18, 21, 22]. Non-data aided methods
do not reduce the transmission rate since training symbols or pilot signals are not
required, but they are typically less robust. They rely on the signal integrity of the
cyclic prefix portion to be intact. In multipath channels, however, the guard interval
(cyclic prefix) is heavily corrupted by ISI from the previous symbol. Therefore the
performance of non-data aided methods is not good in the case of ISI and shall not
be discussed any further in this thesis.
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3.2.1 Schmidl and Cox (S&C) Timing Algorithm
One popular approach to estimate timing error is to use training blocks exhibiting
a repetitive pattern in the time domain. In this way, timing estimation can be realized
by searching for the peak of the autocorrelation among the repetitive parts. Schmidl
and Cox proposed a method for timing synchronization with such a preamble [12].
The proposed preamble symbol consists of two identical halves of length N/2 in the
time domain and it is placed at the beginning of a frame. It has the following pattern:
SS = [A,A] (3.4)
Such a repetitive pattern can be generated by transmitting a Pseudo-Noise (PN)
sequence on subcarriers with even indexes and transmitting zero on subcarriers with
odd indexes. As long as the cyclic prefix length NCP is longer than the channel
impulse response length LCIR, the two halves of the reference will remain identical
after transmitting over the channel, except for the phase shift induced by the carrier
frequency offset as explained in Section 3.1. Then to detect a new frame, a correlation
calculation is performed over the time domain samples in two consecutive windows
of length N/2 where N is the symbol length as shown in Figure 3.4.
NCP N/2 N/2
Training symbol for S&C 
method
Sliding window
N/2 N/2
Figure 3.4: Sliding-window correlator for Schmidl and Cox timing algorithm.
The conjugate of a sample from the first window is multiplied by the corresponding
sample from the second window. The windows are slid across the received signal.
When the two windows are perfectly aligned with the received preamble symbol pair,
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the products of each of these pairs of samples will have approximately the same phase
and the magnitude of the sum will reach a maximum value. Denote the estimated
timing offset by θˆ and timing estimation error by ∆θ = θˆ − θ. then timing offset θˆ
can be obtained as
θˆ = argmax{|ΓS
(
θ˜
)
|} (3.5)
where θ˜ is the index of received signal samples and ΓS
(
θ˜
)
is the autocorrelation
timing metric function defined as in Equation (3.6):
ΓS
(
θ˜
)
=
∑θ˜+N/2−1
m=θ˜
y [m+N/2] y∗ [m]∑θ˜+N/2−1
m=θ˜
|y [m+N/2] |2
(3.6)
Figure 3.5 shows an example of the timing metric, |ΓS
(
θ˜
)
|, as a function of the
timing estimation error ∆θ = θˆ − θ. The results are obtained over a multipath
channel with CIR of LCIR = 5. There is a total of N = 256 subcarriers and the
signal-to-noise ratio is set to be 20 dB. As shown in the figure, the timing metric
exhibits a large “plateau” that leads to uncertainty in determining the start of the
symbol. The plateau is caused by the use of the cyclic prefix. Since the cyclic prefix
is a duplicate of the end of a symbol, it is also identical to end of the first half of
the training symbol. This prolongs the matching span where the two sliding windows
are identical from 1 sample to NCP samples. In this specific simulation example, NCP
value is 16.
3.2.2 Shi and Serpedin (S&S) Timing Algorithm
To overcome the problem with the plateau that was encountered with Schmidl
and Cox’s timing metric, Shi and Serpedin [9] introduced a new training symbol by
modifying the training sequence’s pattern proposed by Schmidl and Cox. To give a
sharper timing metric, Shi and Serpedin proposed using a training block composed
of four repetitive parts with the following pattern:
SM = [A,A,−A,A] . (3.7)
In the above pattern, A represents a sequence of samples of length N/4 generated
by taking the N/4 point IFFT of a PN-sequence. This specific pattern leads to
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Figure 3.5: An example of timing metric for Schmidl and Cox timing algorithm.
a timing acquisition scheme that exhibits better detection properties. As a mat-
ter of fact the sign inversion on the third segment can be placed in any location
without any loss in performance. Similarly, a correlation calculation is performed
over samples in four consecutive windows. The four windows are defined by equally
partitioning a single window of length N that includes the samples with indexes
θ˜ ≤ n ≤ θ˜ + N − 1. The samples in the four mini windows can be represented as
yj
(
θ˜
)
=
{
y
[
l + jN/4 + θ˜
]
; 0 ≤ l ≤ N/4− 1
}
where j = 0, 1, 2, 3 and θ˜ is the index
of the received signal samples. Then the timing metric is computed as:
ΓM
(
θ˜
)
=
|Λ1
(
θ˜
)
|+ |Λ2
(
θ˜
)
|+ |Λ3
(
θ˜
)
|
3
2
∑3
j=0 ||yj
(
θ˜
)
||2
(3.8)
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where
Λ1
(
θ˜
)
= yH0
[
θ˜
]
y1
[
θ˜
]
− yH1
[
θ˜
]
y2
[
θ˜
]
− yH2
[
θ˜
]
y3
[
θ˜
]
(3.9)
Λ2
(
θ˜
)
= yH1
[
θ˜
]
y3
[
θ˜
]
− yH0
[
θ˜
]
y2
[
θ˜
]
Λ3
(
θ˜
)
= yH0
[
θ˜
]
y3
[
θ˜
]
Figure 3.6 shows the comparison of the two timing metrics for S&C and S&S
algorithms. The red line indicates the timing metric for the S&S algorithm. The
metrics are generated under the same system setup. As can be seen, the S&S method
provides a much sharper peak compared to the S&C method.
However for the S&S method, the desired pattern involves four repetitive segments
while the third segment has a reversed sign compared to the other three. This requires
a manual sign inversion to be performed on the third segment which may not be
possible in certain applications.
3.2.3 Park and Cheon (P&C) Timing Algorithm
This method was proposed as a modification of the S&C and S&S methods to
further reduce the variation of the estimation error. Specifically, Park et al [24]
proposed a new training symbol to increase the difference between the peak value
and other values of the timing metric. The method involves modifying the training
sequence and timing metric definition to maximize the different pairs of product
between them. The pattern of the training sequence is given by:
SP = [A,B,A
∗, B∗], (3.10)
where A represents the samples of length L = N/4 generated by IFFT of a PN
sequence, A∗ represents the conjugate of A and B is designed to be symmetric with
A. A training symbol of such a pattern can be obtained by transmitting a real-valued
PN sequence on the even frequencies while zeros on the odd frequencies. To make
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use of the symmetry between A and B, the timing metric is defined as:
ΓP
[
θ˜
]
=
||P3
(
θ˜
)
||2(
R3
(
θ˜
))2 , (3.11)
where
P3
(
θ˜
)
=
N/2∑
k=0
y
[
θ˜ − k
]
y
[
θ˜ + k
]
(3.12a)
R3
(
θ˜
)
=
N/2∑
k=0
∥∥∥∥y [θ˜ + k]∥∥∥∥2 (3.12b)
The P3
(
θ˜
)
function is designed such that the proposed timing metric has its peak
value at the correct symbol timing, while the values at all other positions are almost
zero.
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Figure 3.6: Timing metrics for S&C, S&S and P&C timing algorithms.
Figure 3.6 shows a comparison of the timing metrics for all three methods that
have been discussed in this section. All three metrics are generated under the same
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system setup. It is clear from the figure that the P&C method provides the sharpest
peak by far.
3.3 Summary
This chapter discussed timing synchronization issues in OFDM system. Due to
the high sensitivity to synchronization errors of OFDM systems, it is critical to make
sure that the receiver is correctly synchronized with the transmitter in timing and fre-
quency. Three classical data-aided approaches to accomplish timing synchronization
in OFDM systems were discussed in this chapter. Some of the more recent research
approaches to achieve timing synchronization have improved performance or reduced
complexity, but they always require specific training symbol patterns [21] [18]. Given
the specific constraints and requirements imposed by DOCSIS 3.1, none of the meth-
ods discussed in this chapter can be directly applied for DOCSIS 3.1 OFDM systems.
In the next chapter, three new timing synchronization algorithms are proposed for
DOCSIS 3.1 OFDM receiver.
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4. Timing Synchronization Algorithms for
DOCSIS 3.1 Upstream Transmission
The previous chapter discussed in detail the effect of timing offset on OFDM
systems and reviewed several conventional methods to estimate the timing offset.
However, as will be demonstrated later, those methods cannot be readily applied
to DOCSIS 3.1 upstream transmission that is based on the Orthogonal Frequency
Division Multiplexing Access (OFDMA) technique. For OFDMA, the available fre-
quency spectrum is shared among all CMs connected to the CMTS and each CM only
transmits on the subchannels that are assigned to it. Timing synchronization for up-
stream OFDMA is therefore more challenging than downstream OFDM because each
CM connected to the network has a unique timing offset value and the CMTS needs
to estimate and correct for each CM accordingly.
This chapter first discusses the ranging process in DOCSIS 3.1, which is used
for timing synchronization. Three different methods are then proposed which utilize
DOCSIS3.1 ranging signal structure to achieve timing offset estimation.
4.1 Ranging Process in DOCSIS 3.1 Upstream Transmission
In DOCSIS 3.1 upstream transmission, ranging is the process of acquiring the
correct timing offset so that all the CMs’ transmissions are aligned. When a new CM
tries to connect to the network, the CMTS needs to perform a ranging process which
is a combination of initial ranging, fine ranging and probing in order to calibrate for
timing, frequency and power, as well as obtaining channel information for the new
CM. Figure 4.1 is the process flow diagram for the ranging process in DOCSIS 3.1
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system [1]. Initial ranging is used by the CMTS for identifying a new admitting CM
and performing coarse power and timing calibration. After initial ranging has been
completed, fine ranging is used for fine timing and power tuning. The fine ranging
process may be repeated if needed to achieve the desired precision. Wideband probe is
for channel pre-equalization configuration. Note that both fine ranging and wideband
probe are used in two stages - admission stage and steady state stage. The CMTS
periodically commands the CMs to send upstream probing and ranging to check the
quality of the upstream OFDMA signal and adjust for timing shift and power.
Initial 
Ranging
Fine 
Ranging
Fine 
Ranging
Wideband 
Probe
Wideband 
Probe
Wideband 
Probe
Fine 
Ranging
Wideband 
Probe
Admission
Steady State
Figure 4.1: Ranging steps for DOCSIS 3.1 [1].
CM upstream frequency and timing of transmissions are based on downstream
tracking, and in the case of timing, also based upon receiving and implementing tim-
ing adjustments from the CMTS. The process of interest here is fine ranging which
is performed in both admission and steady states for fine time tuning. A CM sends
out a ranging request (RNG-REQ) signal to the CMTS to perform fine ranging when
needed. Based on the received ranging request signal, the CMTS will then calculate
and send ranging response (RNG-RSP) back to the CM which includes information
needed for time, frequency and power adjustment. Pre-equalization coefficients infor-
mation will also be included in the ranging response signal. The CM then uses the
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adjustment and pre-equalization values to calibrate for timing, phase and power to
compensate for the distortions of a DOCSIS channel.
As Chapter 3 has introduced, timing synchronization is achieved by making use of
the specific pattern of the training symbol. In order to obtain a better understanding
of the possible training symbols DOCSIS 3.1 can provide, the detailed structure for
the ranging signals is examined in the following subsections.
4.1.1 Ranging Request Signal (RNG-REQ)
To help understand the details of the RNG-REQ signal structure better, three
new terms need to be introduced: minislot, roll-off period and cyclic suffix. Based
on the FFT size, there are two transmission modes for DOCSIS OFDM system, 2k
and 4k modes, corresponding to DFT sizes of 2048 and 4096 respectively. With
the transmission mode known, the CMTS must allocate subcarriers to each CM in
groups. Such a subcarrier group is called a minislot. A minislot contains a group of
Q subcarriers, where the value of Q depends on the FFT size: Q is either 8 or 16
for 2k or 4k mode, respectively. It has been made clear in Section 2.2 that a cyclic
prefix is always added to the beginning of an OFDM frame to avoid ISI. In addition
to appending the cyclic prefix, for DOCSIS 3.1, a roll-off period is also appended to
the symbol by duplicating the first NRP samples of the symbol and paste to the end
of the symbol as shown in the second panel in Figure 4.2. The CP&RP-extended
sequence is now of length (N + NRP + NCP). The NRP samples at both ends of this
extended sequence are subject to tapering. This tapering is achieved using a raised-
cosine window function. The window is applied to the entire extended sequence which
has a flat top and raised-cosine tapering at both edges as shown in the two bottom
panels in Figure 4.2.
The fine ranging signal that is discussed in this section is the ranging request
signal transmitted by the CM. Based on the physical layer specifications for DOCSIS
3.1 [1], the structure of the fine ranging signal is shown as in Figure 4.3.
The vertical axis represents the frequency domain. The available frequency spec-
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N+NCP-NRP
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Figure 4.2: Cyclic prefix, roll-off period and windowing of OFDM frames in DOCSIS
3.1. [1].
QM ×
Figure 4.3: Fine ranging signal structure in DOCSIS 3.1.
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trum is divided into a maximum of N subcarriers. The CMTS allocates M contiguous
minislots within an OFDMA frame for fine ranging. Within this M × Q number of
subcarriers, Nfr subcarriers are used for the actual ranging data transmission and
Ngb/2 subcarriers act as a guard-band from each side of the data transmission sub-
carriers. The CM must transmit zero-valued subcarriers in the guard-band. The
relationship between M , Nfr and Ngb is as follows:
M ×Q = Ngb +Nfr.
The horizontal axis represents the time domain. The ranging request frame con-
sists of K OFDM symbols. The value of K is set by the CMTS. The ranging OFDM
symbols are constructed differently from normal transmitting symbols. There is 1
empty symbol at the beginning of the ranging frame. The first non-zero symbol in
the ranging frame is a preamble symbol. The ranging preamble symbol transmits a
BPSK binary sequence on the assigned Nfr subcarriers. The length and content of the
BPSK preamble sequence are configured by the CMTS and known by the CM. Then
data symbols of the fine ranging signal are transmitted after the preamble symbol.
The data symbols are QPSK-modulated and FEC encoded. Both the preamble and
the coded data symbols are duplicated and transmitted as pairs [1] with no CP or RP
between the paired symbols. The symbol pair structure is illustrated in Figure 4.4.
Cyclic 
Prefix Symbol X0
Cyclic 
SuffixNCP Symbol X0 repeated
NRCP=NCP
+NRP
NCP N N NRCP
Figure 4.4: Symbol pair structure for fine ranging.
In the figure, NCP and NRP are the lengths of the cyclic prefix and roll-off period,
respectively. Thus NRCP = NCP +NRP is the number of cyclic suffix samples. Similar
to the operation of appending a roll-off period, a cyclic suffix is obtained by dupli-
cating the NRCP samples from the beginning of the symbol and appending them to
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the end. A cyclic prefix of length NCP is taken from the end of the first symbol and
appended to the beginning of the symbol pair. The cyclic suffix is an unique feature
of the ranging request signal. It guarantees that there is no transition between the
two repeated symbols, yet making the two symbols of the same length as two ordinary
OFDM symbols. After applying the windowing function which tapers the first and
last NRP samples of the symbol pair, the center 2(N+NCP) samples remain the same.
Due to this structure, the safety window for the timing estimation error is now wider
than in the ordinary OFDM structure which is {−(NCP−NRP), . . . , 0} if the channel
delay is zero. The new safety window is now {−(NCP−NRP), . . . , 0, . . . , NCP} for zero
delay channels. It is assumed that the cyclic prefix length NCP and the roll off period
NRP set by the CMTS are such that the channel micro-reflection does not exceed this
safety range. The data in the ranging symbol can be obtained with no degradation
as long as the timing error falls into this region.
As mentioned earlier, the preamble symbol in the ranging request signal consists of
a sequence of BPSK modulated symbols. Each of theNfr subcarriers that are allocated
for fine ranging is assigned with a BPSK symbol. With the ranging frame structure
in mind, the three methods discussed previously in Chapter 2 can be re-evaluated
under the DOCSIS 3.1 setup. To obtain a preamble symbol with a time domain
pattern matching that of the training training symbol in S&C method described in
Chapter 2, the subcarriers with odd indexes have to transmit zeros which is not a
BPSK symbol and therefore cannot be achieved. The S&S training symbol requires
not only subcarriers that transmit zeros but also a manual sign inversion on one
portion of the symbol. Hence the S&S method cannot be readily applied in this case
either. Similarly to S&C, P&C method requires non-transmitting subcarriers at the
odd indexes which is not possible in the preamble symbol of the ranging frame. Thus,
none of the three methods described in Chapter 3 can be directly applied in DOCSIS
3.1 upstream timing synchronization process. However, the common idea of these
three techniques, which is the exploitation of correlation generated by the repetitive
structure of the training sequence, can be utilized. Section 4.2 presents a novel timing
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estimation method which can be considered as a modified version of the S&C method.
4.1.2 Time Synchronization Procedure for CMTS in Fine
Ranging Process
Once the CMTS received a ranging request signal, timing synchronization is the
first procedure performed. A high-level block diagram for the timing synchronization
procedure is shown in Figure 4.5. The upstream signal contains transmitted signals
from multiple CMs that are connected to the network. It is necessary to isolate the fine
ranging signal from other CM signals first with a band pass filter. As Figure 4.3 shows,
fine ranging signal occupies a total of Nfr subcarriers with Ngb/2 subcarriers acting
as a guardband on each side. Assuming a perfect FIR filter with passband width of
Nfr/N and transition bandwidth of Ngb/(2N) is applied to the received signal y [n],
the filter’s output yfr [n] contains only the contribution from the fine ranging request
signal. The output of the filter is passed into the time offset estimation block which
returns a timing error estimation. This timing error is fed into a signal buffer which
stores the original incoming signal to choose the correct data samples for further
processing. This chapter mainly focuses on the algorithms used in the time offset
estimation block.
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Figure 4.5: Overall block diagram for time synchronization in the ranging process.
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4.2 Timing Synchronization Algorithm I
Since all symbols are transmitted as symbol pairs in the ranging request signal,
the entire ranging frame has the repetitive pattern similar to that of the S&C method
discussed in Section 3.2.2. Regardless of the actual data transmitted in each symbol,
the ranging request frame always exhibits the structure of [A,A,B,B, . . . , X,X].
4.2.1 Algorithm
Similar to the S&C method, a correlation calculation is performed over the time
domain samples in two consecutive windows of length N where N is the symbol
length or FFT size as shown in Figure 4.6. The two windows take samples from
Cyclic 
Prefix Symbol X0
Cyclic 
SuffixNCP Symbol X0 repeated
NRCP=
NCP+
NRP
Symbol X0 Symbol X0 repeated
NCP N N NRCP
0-(NCP-NRP) NCP
)(2 CPNN +×
Sliding window
N N
After 
windowing
Figure 4.6: Correlation over the sliding windows for Algorithm I.
the incoming sequence and calculate the timing metric. The timing metric ΓI(θ)
is calculated as a ratio of two values as shown in Equation (4.1). The numerator
is the sum of the products of the conjugates of samples from the first window and
the corresponding samples from the second window. The sum of the squares of all
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elements in each window is calculated and the greater sum is used as the denominator
for normalization. This is to make sure that the empty symbol in the frame will not
be used in the denominator for normalization.
ΓI (θ) =
∑θ+N−1
m=θ yfr [m+N ] y
∗
fr [m]
max
{∑θ+N−1
m=θ |yfr [m+N ] |2,
∑θ+N−1
m=θ |yfr [m] |2
} (4.1)
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Figure 4.7: Matching points for the first method.
As the two windows are slided across the received signal, this timing metric ΓI(θ)
reaches its maximum value when the data inside the two windows are identical. Due
to the addition of cyclic prefix, cyclic suffix and windowing, the two sliding windows
match over a specific duration as shown in Figure 4.7. The starting point of the
correlation match is at index −(NCP−NRP), and the last matching point is at index
NCP. Therefore, there is a peak plateau span of length 2NCP−NRP for every symbol
pair in the RNG REQ signal. For a perfect channel with only timing offset present,
this plateau span should be 1.
An example of a plateau peak is shown in Figure 4.8. The channel used for
the simulation is a perfect channel with just timing and frequency offsets. In the
specific simulation, the value of NCP is 96 and NRP is 64. Therefore, theoretically the
matching window starts from −(NCP −NRP) = −32 to NCP = 96. The vertical solid
lines indicate the theoretical positions of the plateau span for the timing metric. To
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Figure 4.8: Timing metric plateau window for method I.
obtain the timing offset from the timing metric, one needs to identify the locations
of the plateau span boundaries. The most effective way to locate the plateau is by
looking for the triggering points for the rising and falling edges of the peak. To do
so, a threshold value for the timing metric is chosen. Every time the timing metric
crosses that threshold value, it marked either the rising or the falling triggering point
of the peak plateau. In Figure 4.8, the threshold is set to be 85% of the maximum
peak value, i.e., it is 0.85. The dashed horizontal threshold line intersects the timing
metric at θ1 and θ2 as indicated.
Recall that the correlation of two uncorrelated random variables is zero. There-
fore when each of the two sliding windows contain only samples from two different
symbols respectively, every sample pair from the two windows is uncorrelated. As a
consequence, the correlation sum for the sample pairs reaches 0 and so does the timing
metric. As the two windows keep sliding and more samples of the same symbol pair
start to get taken by the windows, the timing metric value increases until it reaches 1
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when the samples inside the two windows are identical. This rising and falling trend
is approximately linear with respect to the number of identical symbols in the win-
dows. In the simulation shown in Figure 4.8, the FFT size is 2048. By choosing the
threshold value to be 85% of the peak value, the timing metric theoretically would
reach the threshold value when 85% of the symbol pairs were taken into the sliding
window. Thus, the two triggering locations would be (1 − 0.85) × N = 307 samples
away from the closer end of the peak span as shown as the vertical dashed lines.
To be more specific, let the two triggering indexes be θ1 and θ2 and the start and
end points of the peak plateau be θstart and θend. Then the relationship between them
can be represented as:
θ1 = θstart − (1− 0.85)×N (4.2a)
θ2 = θend + (1− 0.85)×N (4.2b)
θend − θstart = 2NCP −NRP (4.2c)
These theoretical indexes match well with the actual intersection indexes as shown
in the plot. The actual intersections θ1 and θ2 are 3 and 1 sample(s) away from the
calculated theoretical values. Based on the relationship between θstart, θend and θ1, θ2
shown in Equation (4.2), the estimated start and end points θstart, θend for the first
peak can be represented as:
θstart = θ1 + (θ2 − θ1)/2−NCP +NRP/2 (4.3a)
θend = θ1 + (θ2 − θ1)/2 +NCP −NRP/2 (4.3b)
Since the ranging frame exhibits a pattern of [A,A,B,B, . . . , X,X], there is more
than one peak present in the timing metric. In Figure 4.9, there are a total of 4 peaks
which are due to the use of 10 ranging symbols in the simulation. The channel used
for simulation is a multipath channel with noise, frequency and time offsets. The
dashed vertical lines show the theoretical plateau locations for each peak.
The peak plateau locating procedure is repeated for all peaks that are captured
by the triggering condition to obtain the plateau starting and ending indexes for each
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Figure 4.9: Multiple peaks in Algorithm I.
peak. Once the start index of the nth window θ
(n)
start is known, each peak plateau
location can determine an unique time offset value. Represent the estimated time
offset obtained based on the nth peak as θˆn and it can be obtained as:
θˆn = θ
(n)
start −N −NCP −NRP − (n− 1)(N +NCP) (4.4)
However, it should be pointed out that, due to the channel micro-reflections and
noise, the symmetry between the triggering points and the peak plateau can be de-
stroyed as indicated in the example in Figure 4.10. The theoretical peak plateau
locations are indicated as the vertical dashed lines. The estimated locations using
Equation (4.3) are illustrated as in the vertical solid lines. The threshold value used
here is equal to 85% of the timing metric peak value. Since the symmetry of the
timing metric is destroyed, this estimation results in a large variation on the result.
In particular, the estimation error in this case is 62. This error requires a big safety
window and therefore a large overhead, which reduces the transmission efficiency.
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Figure 4.10: Example of an asymmetrical peak for a timing metric.
A more accurate plateau location estimation approach is now proposed. It was
pointed out before that the plateau has a known width of 2NCP − NRP and it is
bordered by two triggering points. Furthermore, the timing metric values between
the triggering points are supposed to remain constant only for the duration of the
plateau span between the triggering points. Based on these observations, in this new
approach, a span of length 2NCP − NRP is slid across the timing metric between
triggering points θ1 and θ2. The new plateau location is obtained by checking for
the index where there is the least amount of variation in the sliding span. Specif-
ically, one can calculate and record the variation inside each span. The recorded
variation array is calculated as Γvariation [θ
′] = max(ΓI [θ′ : (θ′ + 2NCP −NRP − 1)])−
min(ΓI [θ
′ : (θ′ + 2NCP −NRP − 1)]), where θ1 ≤ θ′ ≤ θ2− (2NCP−NRP− 1). Locate
index θ′min that returns the minimum value of the variation array and then θ
′
min is
the estimated plateau starting point for the given peak. Thus the estimated timing
offset can be obtained as shown in Equation (4.4). When applying this approach to
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the same example in Figure 4.10, the new identified span location returns a timing
estimation error of -2 samples which is much smaller than the error incurred by using
the previous approach.
Summary of Algorithm I
Input: Filtered received signal yfr [n]
Output: Estimated timing offset value θˆ
1. Calculate the timing metric ΓI based on Equation (4.1);
2. Identify all matching peak plateaus and locate the triggering points indexes for
all peaks by setting a threshold of 85% of the peak timing metric value;
3. Calculate the timing metric variation array Γvariation [θ
′] between the two trig-
gering points of each peak;
4. The index of the variation array minimum value is the start point θ
(n)
start of the
plateau for the nth peak and the estimated timing offset value is obtained by
Equation (4.4).
4.2.2 Computational Complexity
Figure 4.11 shows the hardware block diagram for the timing estimation method
described in this section. Illustrated is the case when the two duplicated symbols
fall into the windows of operation, i.e., perfect timing location. The newest data
that came in is A, which is multiplied by the conjugate of the data sample that is N
samples away. There are two shift registers used in this algorithm. One register of
size 2N is used to store the squared magnitude values of the data samples. The other
one of size N is used to store the products of the two corresponding elements in the
two windows. Note that in this method, only two multipliers are required as shown
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in the diagram. One is for the product of the two different elements and one is for
squaring.1
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Figure 4.11: Block diagram for the first timing synchronization method.
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Figure 4.12: Illustration of the safety window for the simulation scenario.
4.2.3 Performance
The timing offset estimation errors are recorded over 1000 simulation runs. For
each run, there are CMs that are either in ranging, normal data traffic mode or not
transmitting at all. The number of ranging CM is fixed at 1 and the total number
of CMs connected to the CMTS is 10. The ranging CM has a fixed guardband of
4 minislots, Ngb = 4Q and a ranging bandwidth of Nfr = N/16. The timing offset
is simulated as a random integer between NRP and N , whereas the frequency offset
∆f/N is a random number between -0.3 and 0.3. The total number of normal traffic
transmission bursts is 50 and each transmission burst is assigned to a non-ranging CM
in a random fashion. Each burst occupies up to 5 minislots. The number of symbols in
a frame, K, is fixed at 10 for all cases so that the study can focus on the timing metric
with 4 peaks. In the simulation, the SNR is set to be 35dB, which is the minimum SNR
1There is a limited number of multipliers in an FPGA, making multipliers a valuable resource.
Thus, the number of multipliers required is one of the key metrics which determines the cost of an
FPGA design.
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value specified for a DOCSIS 3.1 cable system. The CP length is set to be NCP = 96,
which is the smallest CP value specified in DOCSIS 3.1. The redundant region of
the frame is {−(NCP − NRP), . . . , 0, . . . , NCP} as illustrated in the upper portion in
Figure 4.12. To test the case with the smallest safety window, the roll-off period
value NRP is set to be as close to NCP as possible, which is NRP = 64. A multipath
channel is simulated where the microreflection of the previous symbol has a delay
of 50 samples and a gain of 0.1, which is the maximum gain for the microreflection
specified in the standard. Therefore the first 50 samples of the redundant region
are also contaminated by the echo of the previous symbol as illustrated in the lower
portion of Figure 4.12. This leaves a safety window of length 73 over the range
{24, . . . , 96}. Instead of locating the exact beginning sample of the frame, the aim
is to locate the middle of this safety region since the estimation error can be either
positive or negative. In this way the safety window for the timing estimation error
for the scenario tested in the simulation is [−36, 36].
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Figure 4.13: Timing estimation errors of the first four peaks.
Figure 4.13 shows the histograms of the timing offset estimation error using each
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of the four peaks. The figure shows that the timing estimation errors for all four
peaks have similar distributions. Over 95% of the cases, the peaks provide a timing
estimation error within the safety region. A majority (70%) of the errors are within
10 samples. The number of times that the timing estimation errors do not fall into
the safety region for each peak is listed in Table 4.1. The first peak has the minimum
number of estimation failures while peaks 2, 3 and 4 have similar performance. The
reason for this is that the first preamble pair is BPSK-modulated, while the remaining
symbols in the preamble are QPSK modulated.
Peak 1 Peak 2 Peak 3 Peak 4
Number of errors outside safety region 13 33 36 32
Table 4.1: Number of errors outside the safety region for each peak.
A simple step to improve the accuracy is to average the timing offsets obtained
from all four peaks. The histogram plot of such an averaged error using the four
peaks is shown in Figure 4.14. In this way, the number of times that the algorithm
does not meet the accuracy requirement reduces to only 2. Table 4.2 compares the
means and variance values for the timing estimation error obtained using different
peaks and the averaged results. As the table shows, all five estimation errors have a
small mean value of approximately 1. However, the variance is much smaller by using
the averaged time offset error. It is about 1/3 to 1/5 of the variance when only one
signal peak is used.
The above simulation was completed with the transmission bursts randomly allo-
Peak 1 Peak 2 Peak 3 Peak 4 Averaged value
Mean 1.067 1.035 0.983 1.709 1.1985
Variance 122.775 255.333 222.255 189.8121 52.3681
Table 4.2: Means and variances of the timing estimation errors obtained using differ-
ent peaks and their average.
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Figure 4.14: Timing error by averaging the timing offset values obtained from the
four peaks.
cated for the transmitting CMs. To test the algorithm in the most critical setup, a
new simulation was performed. Here, the system is configured to have two CMs trans-
mitting over subcarriers that are next to both sides of the ranging CM’s guardband.
As the upstream signal has a power attenuation ranging from -9dB to +3dB, to create
the strongest interference to the ranging signal as possible, the two CMs transmitting
next to the ranging CM are configured to have a power attenuation of +3dB, while
the ranging CM has a power attenuation of -9dB. This way, the difference between
power of the ranging spectrum and power of the adjacent data-transmitting spectrum
is maximized at 12 dB. Such an example of the spectrum is illustrated in Figure 4.15
where the upper panel of the figure shows the spectrum of the original received signal
and the lower panel shows the spectrum of the signal after filtering. In the figure the
fine ranging spectrum (FR) is surrounded by two data transmitting CM spectrum
(DT) at each side. On the other hand, the frequency offset value ∆f/N is fixed at
either -0.3 or 0.3, which is the maximum possible value as in the previous setup.
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Figure 4.15: Spectrum of the original and filtered signals in the worst case scenario.
By simulating the above upstream signal spectrum and leaving everything else
the same as in the previous setup, new simulation results are recorded and plotted
in Figure 4.16. Using the averaged timing estimation value in this simulation, 370 of
the 1000 simulation runs fail to provide a timing estimation value within the safety
window. The average value of the timing estimation error increases to -5.66 and the
variance is now 619. Thus Algorithm I does not provide satisfactory performance and
cannot be used under the above severe channel condition.
To better compare the difference between the two simulation setups, Table 4.3
summarizes a few key system parameters. Specifically, the second column shows the
parameters used for a practical channel condition and the third column shows the
most severe channel condition.
4.3 Timing Synchronization Algorithm II
Algorithm I yields results with a reasonable accuracy at a typical channel scenario.
Due to the existence of the plateau, the variance of the estimation error is quite
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Figure 4.16: Histogram plots of timing estimation errors for Algorithm I under the
severe channel condition.
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Practical Channel Severe Channel
NCP 96 96
NRP 64 64
Number of data trans-
mitting CMs
10 10
Spectrum location of
the data transmitting
CMs
randomized 2 out of 10 CMs are right
next to the fine ranging
spectrum
SNR 35 35
Time offset uniform over [NRP, NFFT] uniform over [NRP, NFFT]
Frequency offset uniform over [−0.3, 0.3] either −0.3 or 0.3
Guardband 4 minislots 4 minislots
Table 4.3: Key system parameters used in Algorithm I simulations.
large, at around 50 samples. However, under the worst channel condition and traffic,
the performance Algorithm I becomes unacceptable. To further improve the timing
estimation performance in such a case, a second algorithm is proposed in this section.
4.3.1 Algorithm
This second algorithm exploits the fact that the preamble symbols for the fine
ranging process are BPSK modulated. For a BPSK-modulated signal, the time
domain samples are mirrored and conjugate symmetrical as shown in Figure 4.17.
One BPSK preamble symbol is of size N . The first half of the preamble symbol,
[A,B,C, . . . , D,E, F ], is mirrored symmetrical with the conjugate of the second half,
[F ∗, E∗, D∗, . . . , C∗, B∗, A∗].
Similar to the first algorithm, the timing metric is calculated first. A sliding-
window correlator of lag N/2 is applied to the time domain samples yfr [n] where
N is the symbol length. The two windows are now of length N/2. Unlike the first
method, the second window is flipped with respect to the center to obtain a mirrored
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image before performing the correlation calculation. Since the windows are conjugate
symmetrical, conjugate function will not be needed for the product in the numerator
as shown in Equation (4.5)
ΓII (θ) =
∑N/2−1
m=0 yfr [θ +N/2−m] yfr [θ +N/2 +m]∑θ+N/2−1
m=θ |yfr [m+N/2] |2
(4.5)
The timing metric obtained by Equation (4.5) results in three peaks at three
different matching points, spaced N/2 apart. Figure 4.17 shows the BPSK preamble
symbol pair structure indicating locations of the matching points. Note that the
BPSK modulated preamble symbol is repeated with no transition between the two
paired symbols. Therefore the three matching points are spaced by N/2 apart while
the first one occurs at the beginning of the first preamble symbol.
N
BPSK modulated Preamble
N
Repeated preamble symbol
A B C D E F F* E*D* C* B* A* A B C D E F F* E*D* C* B* A*
N/2
First matching point at 0
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Third matching point 
at N
N/2
N/2 N/2
N/2 N/2
Sliding window 
N/2 N/2
Figure 4.17: Matching points for the second method.
Unlike Algorithm I where there is a plateau region for the correlation match, the
second algorithm provides a much sharper peak as shown in Figure 4.18. In the
simulation, the system is in 2k mode, NCP = 96 and NRP = 64 which is the same
as the simulation setup used for Algorithm I. The channel simulated is a multipath
channel with an echo of 50 samples delay and gain of 0.1. The top part of the figure
is a zoomed-in view of the first peak in the timing metric obtained using Algorithm I.
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The bottom part of the figure is a zoomed in view of the same part of the timing metric
obtained using Algorithm II. There are only three matching points in Algorithm II,
while the values of the timing metric at all other positions are almost zero. Since
the difference between the peak value and the other timing metric values around the
peak is clearly enhanced, the algorithm is less likely to miss the peak.
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Figure 4.18: Comparison of the timing metric for Algorithm I and Algorithm II.
It can be seen from Figure 4.17 that the three matching peaks happen at 0, N/2
and N , respectively. To identify and obtain the indexes of the three peaks, a matching
filter is applied to the timing metric. The matching filter stores three timing metric
values that are spaced N/2 apart. The three elements are summed and returned as
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the output of the matching filter as shown in Figure 4.19 and Equation (4.6).
ΓII MF (θ) = ΓII (θ) + ΓII (θ −N/2) + ΓII (θ −N) (4.6)
Z -N/2Timing 
metric
Σ 
Matching filter 
output
Z -N/2
Figure 4.19: Block diagram for the matching filter.
Using the matching filter, only when all the three peaks are caught by the filter
will the output be of the maximum value. This maximum value is equal to the sum
of all three peaks in the timing metric ΓII (θ). An example of the matching filter
output is shown in the bottom part of Figure 4.20. Note that the x-axis of the two
plots in the figure is the timing estimation error, not the time domain index. They
are plotted and shifted in a way that the two perfect timing locations are aligned,
and there is a lag of N in the matching filter output compared to the original timing
metric. Instead of three peaks of equal value that are present in the timing metric
as shown in the top figure, the matching filter output returns five peaks of different
values with the maximum peak in the middle. Since the matching filter contains 2
delays of N/2 each, the maximum peak value happens where the last matching point
occurs at index N . The other 4 smaller peaks occur when only one or two of the
timing metric matches are caught by the matching filter. All five peaks are spaced
N/2 apart. Therefore the perfect timing location index θˆ is equal to the maximum
value index of the matching filter output θmax minus the FFT size N :
θˆ = θmax −N. (4.7)
Figure 4.21 shows the block diagram of the second algorithm. Due to the mir-
rored symmetry of the conjugate samples, the cross products in the numerator of the
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Figure 4.20: Applying matching filter to the timing metric in Algorithm II.
correlation metric equation cannot be stored and updated using a shift register as in
Algorithm I. For each new data sample received, all N/2 cross products need to be
recalculated. This means that N/2 multiplication operations need to be performed
and N/2 multipliers are needed. Compared to just 2 multipliers in the first algorithm,
the complexity of the second algorithm is significantly higher.
4.3.2 Complexity Reduction by Skipping Data Samples
To reduce the hardware cost, an approach is proposed to reduce the number of
multipliers required by taking fewer samples for the cross products. Instead of taking
the product of every sample pair as shown in the block diagram in Figure 4.21,
only a fraction of the data samples is used for the cross products. The number of
products required is determined by observing the pattern of the timing metric and
matching filter output of the timing metric. The more samples that are discarded,
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Figure 4.21: Block diagram for Algorithm II.
the more distorted the timing metric pattern would be. The sample sets used for
calculation are obtained by skipping a certain number of samples on a regular basis.
Figure 4.22 shows the timing metric and matching filter output for three examples
of different number of sample sets. As the middle figure shows, the matching filter
is able to output a well-defined peak at the correct timing index when 63 samples
are discarded between every two retained samples. Once this value is increased to
127, that is taking every other 128th sample as the input sample, the matching filter
output pattern is severely distorted and the difference between the correct peak and
the other values around the peak is greatly reduced. Although the desired peak at
the correct timing index remains the maximum value in this simulation setup, the
task of identifying the correct peak is much more challenging. To be safe with the
selection of the samples, it is recommended that a maximum number of 63 samples
could be discarded between every two retained samples. This reduces the number of
multipliers required to N/128.
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Figure 4.22: Timing metric and matching filter’s output when skipping different
numbers of data samples in Algorithm II.
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4.3.3 Complexity Reduction by Truncating Data Bits
In real applications, hardware has limited precision and all calculations are achieved
using fixed-point precision. This means that all numbers are represented and manip-
ulated using a fixed number of binary bits. The data used for these calculations
thus needs to be truncated to a certain precision level. This introduces in truncation
noise. Thus achieving the desired precision and accuracy while keeping the hardware
complexity as low as possible is a major challenge in FPGA designs. It has been
mentioned that FPGA boards have a limited number of multipliers, and most of the
FPGA multipliers are of 18 bits accuracy. Both the multiplicands and the product are
represented with a fixed 18 bits in total including integer and fractional bits. How-
ever, a 18 bits multiplier can be split into 2 separate 9 bits multipliers if a precision of
9 bits is enough to achieve the desired performance. Therefore, it is preferred to use
9 bits multipliers if possible to reduce the number of multipliers required by half. On
the other hand, for projects with a large production volume, it is more economical to
develop and use ASIC (application-specific integrated circuit) over FPGA. ASIC can
be optimized to have customized multiplier size to obtain the desired precision at a
minimum cost. Therefore it is also of interest to have an idea about the minimum
number of bits required for the multipliers without causing severe performance loss
with our proposed Algorithm II.
4.3.4 Performance
As Algorithm II provides such a sharp peak, the timing estimation is much more
precise in this case. However, as more samples are skipped and discarded, the less
useful information is available. This makes the task to identify the desired peak
more challenging. In addition, truncation noise also makes the difference between the
peaks and noise floor of the timing metric smaller. To determine a good combination
for the number of samples to be skipped and the number of bits to be used for the
multipliers, 1000 simulations runs were completed with different combinations of the
two quantities. The channel condition is kept the same as what was used in the second
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simulation for Algorithm I, i.e., the worst case channel condition. Table 4.4a shows
the performance in terms of the number of estimation failures (timing estimation error
that does not fall into the safety region) for different numbers of multipliers used, and
the sizes of the multipliers. Specifically, each row represents a set of simulation results
using different multiplier sizes, whereas each column represents a set of simulation
results with different precision levels for data representation.
6 bits 8 bits 9 bits 18 bits
N/2 0 0 0 0
N/8 0 0 0 0
N/16 0 0 0 0
N/32 0 0 0 0
N/64 0 0 0 0
N/128 3 0 0 0
N/256 503 0 0 0
(a) Simulation results under SNR of 35dB.
6 bits 8 bits 9 bits 18 bits
N/2 0 0 0 0
N/8 0 0 0 0
N/16 1 0 0 0
N/32 1 0 0 0
N/64 20 1 0 0
N/128 618 379 375 363
N/256 951 851 838 838
(b) Simulation results under SNR of 8dB.
Table 4.4: Number of estimation failures over 1000 simulation runs using different
numbers of multipliers and multiplier sizes under different SNR values for Algorithm
II.
From the results presented in Table 4.4a, it can be seen that under SNR of 35 dB
multipliers of sizes 9 and 18 bits perform free of errors. However the results do not
provide enough information regarding the relationship between hardware complexity
and performance as the failure rates for most of the combinations are zero. Though
SNR of 35dB is the worst noise level for a cable channel, to get a better understanding
of the relationship between the hardware complexity and performance another 1000
simulations are completed with SNR of 8dB while keeping every other parameter un-
changed. The new results are listed in Table 4.4b. It can be seen that multipliers of
sizes 9 and 18 bits have similar performance, this means that the 18-bits multipliers
on FPGA board can be split into 2 separate 9-bits multipliers for Algorithm II with-
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out any performance loss. As the noise level increases, skipping more data samples
greatly reduces the useful information available. Compared to Table 4.4a for SNR
of 35dB, the failure rates for N/128 and N/256 number of multipliers have increased
significantly. Therefore under SNR of 8dB the maximum number of data samples that
can be discarded between every two retained samples is 32, leading to the number of
multipliers required to be N/64. When the number of multipliers is kept at N/64,
the multiplier size can be reduced to 9 bits. However, for a practical application in
a cable channel the worst noise level is SNR of 35dB. The maximum number of data
samples discarded between each retained sample pair can be increased to 128. This
results in N/256 multipliers and the multiplier size can be reduced to 8 bits while
still providing accurate timing estimation.
4.4 Algorithm III
Algorithm II provides a precise timing offset estimation but with a non-negligible
increased hardware cost as compared with Algorithm I. To retain its performance
advantage while further reducing the hardware cost, a new approach is proposed by
further modifying Algorithm II.
4.4.1 Algorithm
This new algorithm still exploits the fact that the preamble symbol exhibits the
mirrored conjugate symmetry unique to BPSK modulated time domain signals. Sim-
ilar to Algorithm II, two sliding windows of lag N/2 are applied to the time domain
samples. To avoid the use of multipliers, the sum of the differences is used rather
than the correlation calculation to locate the matching points. In this way, adders are
used in places where multipliers are used in Algorithm II. First the absolute values
of all the samples are calculated and the samples in the second window are flipped
with respect to the center to pair with the samples in the first window. The timing
metric is obtained by summing up the absolute value of the difference between each
corresponding sample pair from the two windows as shown in Equation (4.8). When
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the two sliding windows are aligned with the preamble symbol, symbols in each pair
have the same absolute value, and the sum of the differences is zero.
ΓIII (θ) =
N/2−1∑
m=0
|yfr [θ +N/2−m]2 − yfr [θ +N/2 +m]2 |. (4.8)
Instead of three peaks, the obtained timing metric results in three sharp pitches
of zero at the matching location indexes as illustrated in Figure 4.23. The timing
metric starts up with almost zero value because the first symbol of the ranging frame
is an empty symbol. Then the timing metric value starts to increase once the first
non-zero preamble symbol is captured by the sliding window. The timing metric
reaches its maximum after N/2 when the first sliding window is filled with samples
from the preamble symbol while all values from the second window remain zero. The
timing metric then decreases in magnitude until another N/2 samples later when both
windows are filled with non-zero symbol data. Then the timing metric value stays
almost constant except for the three sharp pitches.
To help with locating the three pitches, a matching filter is applied to the timing
metric similar to what performed in Algorithm II (described in Section 4.3.1). An
example of the output of the matching filter is shown in Figure 4.24. Again the x-axis
represents the timing estimation error and the two plots are shifted so that they are
aligned at the perfect timing index. In the time domain, there should be a lag of N
in the bottom plot compared to the top timing metric plot.
To locate the perfect timing index, the smallest middle pitch needs to be identi-
fied. It is not practical to simply look for the minimum valued location since when
there is nothing transmitted or during the first empty symbol the matching filter’s
output is close to zero. As a result, simply looking for the minimum valued point
will likely result in an incorrect index being selected. Thus, it is necessary to wait till
the first non-zero symbol has been received before looking for the minimum valued
point. To address this issue, a triggering condition is set so that the estimator triggers
when the timing metric ΓIII(θ) has been continuously increasing for N/2 samples and
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Figure 4.23: Timing metric comparison for Algorithm II and Algorithm III.
then decreasing for N/2 samples. This works on the premise that the first symbol in
a ranging request signal frame is empty as discussed above. Ideally, this triggering
position lies right where the first matching position is at. In Figure 4.24, this trig-
gering condition is marked by the vertical dashed line. Once the triggering condition
has been met, the index where the matching filter’s output is at its minimum over
the next 2N samples is returned. In this way, it will only pick up the desired pitch.
Denote this minimum valued index as θmin. Then the estimated timing offset is equal
to:
θˆ = θmin −N (4.9)
Figure 4.25 shows the block diagram for the third method. A shift register of
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Figure 4.24: Applying a matching filter to the timing metric in Algorithm III.
size N is used to store the absolute values of the received data samples. Since the
correlation is no longer calculated, no multipliers are required to calculate the cross
products. Instead, adders are used for calculating the difference between the absolute
values of the sample pair. This method eliminates a great number of multipliers
compared to the second method and is by far the method with lowest hardware cost
among the three methods discussed.
4.4.2 Complexity Reduction by Skipping Data Sampless
Similar to the “skipping” technique that is applied to Algorithm II, the number
of adders used in Algorithm III can be reduced as well. Instead of calculating the
difference between the absolute sample values in each pair as shown in Figure 4.25,
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Figure 4.25: Block diagram for Algorithm III.
only a fraction of the data samples in the window is used for the difference calculation.
The number of samples to be discarded is chosen so that the pitches in the timing
metric remain distinct. Figure 4.26 shows the impact of the skipping factor on the
timing metric and the matching filter’s output of Algorithm III.
4.4.3 Complexity Reduction by Truncating Data Bits
As Section 4.3.3 has discussed, embedded systems (FPGA or ASIC) have limited
precision and all numerical data is represented using a fixed number of binary bits.
Since there is a large number of adders that Algorithm III requires, it is important to
use a minimum number of bits possible without degrading the timing metric properties
which causes performance loss. Adders can potentially have any size in terms of the
number of bits. In this thesis, the adder sizes considered are 4, 6, 8, and 16 bits.
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Figure 4.26: Timing metric and matching filter’s output when skipping different
numbers of data samples in Algorithm III.
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4.4.4 Performance
Under the same severe channel setup as in Algorithm II, 1000 simulation runs were
completed with various combinations of the numbers of multipliers required and adder
sizes with various SNR values. Table 4.5 shows the simulation results under each noise
level in terms of number of the failures in each simulation run for different numbers of
adders and adder sizes. Specifically, each column represents timing estimation failure
counts with a fixed adder size. Each row represents the number of timing estimation
failure for a fixed number of available adders.
6 bits 8 bits 12 bits 16 bits
N/2 0 0 0 0
N/8 0 0 0 0
N/16 0 0 0 0
N/32 0 0 0 0
N/64 0 0 0 0
N/128 10 1 0 0
N/256 352 18 2 2
(a) Simulation results under SNR of 35dB.
6 bits 8 bits 12 bits 16 bits
N/2 0 0 0 0
N/8 0 0 0 0
N/16 0 0 0 0
N/32 0 0 0 0
N/64 6 1 1 1
N/128 194 70 28 30
N/256 832 448 328 324
(b) Simulation results under SNR of 18dB.
6 bits 8 bits 12 bits 16 bits
N/2 0 0 0 0
N/8 0 0 0 0
N/16 3 0 0 0
N/32 12 1 0 0
N/64 104 20 8 8
(c) Simulation results under SNR of 15dB.
Table 4.5: Number of estimation failures over 1000 simulation runs using different
numbers of multipliers and multiplier sizes under different SNR values for Algorithm
III.
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It can be seen from the simulation results shown in Table 4.5a that under SNR
of 35dB a maximum of 64 data samples can be discarded between every two retained
samples, leading to N/128 adders in total. With N/128 adders, the adder size can
be reduced to 12 bits without any performance degradation. Once the noise level is
increased to SNR of 18dB, the failure rates for the N/128 and N/256 multipliers cases
have significantly increased as shown in Table 4.5b. The maximum number of samples
that can be discarded between every two retained samples is decreased to 16 to ensure
error free synchronization. The minimum adder size is 6 bits. Once the SNR value
is decreased to 15dB, Algorithm III can hardly recognize the pattern when a ranging
symbol has been received with N/128 and N/256 multipliers cases. This is because
Algorithm III is only triggered when it detected a non-zero symbol after an empty
symbol, that is when the timing metric ΓIII(θ) has been continuously increasing for
N/2 samples and then decreasing for N/2 samples. With fewer data samples available
to contribute to the timing metric ΓIII(θ) pattern, Algorithm III can no longer gets
triggers properly and return a reasonable timing estimation result. Therefore, only
five different number of multipliers are used for SNR of 15dB simulation as shown
in Table 4.5c. The failure rate for the N/64 multipliers case has increased a bit
compared to SNR of 18dB and the minimum number of multipliers required is N/32
with a minimum adder size of 12 bits.
4.5 Summary and Comparison
There has been other research done on the timing estimation algorithms for OFDM
systems, but due to the special configuration of the DOCSIS 3.1 OFDM ranging signal
structure, none of the methods can be directly applied to the DOCSIS 3.1 system.
A modified version of the S&C method is proposed as Algorithom I to work with
DOCSIS 3.1 specifications. This algorithm makes use of the repetitive pattern of
the symbols in the ranging frame. By determining the location of the symbol pairs,
the timing offset estimate is obtained from the symbol pairs location information.
Only two multipliers are needed for this algorithm. The algorithm returns reason-
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able timing estimation results when the system and channel condition are randomly
generated. However, in a severe channel condition and busy system where there are
multiple other CMs transmitting next to the ranging CM and at a much larger power
level, this algorithm’s failure rate increases significantly, to about 37%.
A second algorithm is proposed by exploiting the special time-domain symme-
try of the BPSK-modulated signal. This algorithm gives much more precise timing
estimation results compared to Algorithm I, but its hardware complexity is much
higher than the first algorithm, requiring additional N/2 multipliers. Techniques for
reducing the hardware complexity of Algorithm II based on skipping or truncating
the incoming samples were investigated. Simulations were completed using different
combinations of these techniques with the same worst case scenario setup as in Al-
gorithm I under a few different SNR values. The final results show that to have an
accurate timing estimation with no estimation failures under a practical cable chan-
nel, the number of multipliers can be reduced to N/256 and the multiplier size can
be as small as 8 bits.
Finally, Algorithm III is proposed as a further improvement of Algorithm II in
terms of implementation. It reduces hardware complexity by replacing the multipliers
with adders and at the expense of having a slightly worse performance under the same
simulation setup compared to Algorithm II. It is also more sensitive to white noise and
as the SNR value decreases, the performance decreases significantly. For a practical
cable channel, the number of adders can be reduced to N/128 with an adder size of
12 bits while maintaining zero estimation failure.
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5. Summary and Conclusions
Due to the rapidly increasing demand for high speed services over cable network
transmission, the newest cable system standard, DOCSIS 3.1, has been released.
In DOCSIS 3.1, the multi-carrier OFDM technique is introduced for the first time
in the cable industry. OFDM systems are more robust against frequency-selective
channel distortions as the multipath effects can be can be easily compensated with
the use of cyclic prefix and IFFT/FFT. However, the advantages of OFDM over
single-carrier QAM systems can only be fully realized when the receiver is perfectly
synchronized because an OFDM system is much more sensitive to synchronization
errors. In this thesis, a study on timing synchronization algorithms for DOCSIS
3.1 upstream OFDMA systems has been performed. Upstream synchronization is
challenging as the signal received at the CMTS is made up of many signals transmitted
from all other users (CMs) in the network. The purpose of this thesis is to develop
accurate and economical timing synchronization algorithms tailored for the DOCSIS
3.1 specifications.
The basic operating principles of an OFDM system were first introduced. Then the
effects of synchronization errors were discussed. OFDM systems are especially sensi-
tive to frequency offset since it destroys the orthogonality among the subcarriers and
introduces ICI. However, timing offsets are acceptable within a certain range which
is called a safety window due to the addition of CP. Timing synchronization is the
first step performed before frequency synchronization, hence it is crucial to keep the
timing synchronization accurate for the frequency synchronization task that follows.
Many algorithms have been proposed in the past to achieve timing synchronization
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in OFDM systems. Three classical methods were discussed in this thesis. They all
require the use of a training symbol which has a special pattern that is known to both
the CMTS and CM. The timing offset is obtained by locating this training symbol
which is always the first symbol transmitted utilizing a known pattern.
However, DOCSIS 3.1 has an unique symbol structure requirement and the trans-
mitted symbols are limited to what they can be. Due to these limitations, none of
the previously-proposed timing synchronization algorithms can be directly applied
in DOCSIS 3.1 systems. After studying in detail the signal structure of the ranging
signal that is used for timing synchronization in DOCSIS 3.1, three algorithms were
proposed. The first algorithm is a variation of one of the previously developed algo-
rithms. It utilizes the feature that all symbols in the ranging frame are repeated and
transmitted as symbol pairs. It locates the location of each repetitive symbol pair
by calculating the correlation of samples in two adjacent windows of the symbol size.
Due to the addition of CP and CS, this method has a large plateau which makes
locating the right symbol location difficult. This first method gives a reasonable per-
formance while the system’s parameters are randomly generated within the specified
ranges for a cable system. However, when the system is under the most severe chan-
nel conditions, the failure rate of the algorithm increases to almost 37%. Two new
algorithms were then proposed, both of which utilize the fact that BPSK-modulated
symbols have mirrored conjugate symmetry in the time domain. Algorithms II and
III are much more accurate compared to Algorithm I as they provide extremely sharp
and definitive peaks of the timing metrics.
As the proposed timing recovery algorithms will most likely be built on FPGA
development boards and because FPGAs have limited number of multipliers, the
number of multipliers required in each algorithm is a key factor determining the cost
of the algorithms. Algorithm I requires only two multipliers, Algorithm II requires
N/2 multipliers and Algorithm III requires no multipliers but N/2 adders. Two op-
tions were then suggested to lower the hardware complexity of Algorithms II and III.
The first option is to take fewer data samples (i.e., skipping data samples) for the
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calculation of a timing metric. The second option is to sacrifice some calculation pre-
cision by truncating all data paths to a reduced bit length (i.e., truncating data bits).
Simulations were conducted under the most severe channel condition and with differ-
ent combinations of the two cost reduction options. To get a better understanding
of the relationship between the hardware cost and performance, a few different SNR
values are also used to test the robustness of the two algorithms under higher noise
levels than in a cable channel.A key conclusion is that to achieve accurate timing esti-
mation under the worst-case channel condition specified in DOCSIS 3.1, Algorithm II
can use N/256 8-bits multipliers and Algorithm III can reduce the number of adders
to N/128 with the adder size of 12 bits.
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